## August, 1989

\#U76


# 4-BIT SINGLE CHIP MICROCOMPUTER DATA BOOK 

## MEDICAL APPLICATIONS

Hitachi's products are not authorized for use in MEDICAL APPLICATIONS, including, but not limited to, use in life support devices without the written consent of the appropriate officer of Hitachi's sales company. Buyers of Hitachi's products are requested to notify Hitachi's sales offices when planning to use the products in MEDICAL APPLICATIONS.

When using this manual, the reader should keep the following in mind:

1. This manual may, wholly or partially, be subject to change without notice.
2. All rights reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this manual without Hitachi's permission.
3. Hitachi will not be responsible for any damage to the user that may result from accidents or any other reasons during operation of his unit according to this manual.
4. This manual neither ensures the enforcement of any industrial properties or other rights, nor sanctions the enforcement right thereof.
5. Circuitry and other examples described herein are meant merely to indicate characteristics and performance of Hitachi semiconductor-applied products. Hitachi assumes no responsibility for any patent infringements or other problems resulting from applications based on the examples described herein.
6. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.

## Table of Contents

General Information

- Quick Reference Guide ..... 3
- Introduction of Packages ..... 13
- Reliability and Quality Assurance ..... 24
- Reliability Test Data of Microcomputer. ..... 31
- Program Development Proceaure and Support Systems ..... 57
- Data Sheets
- HMCS400 Series-General Purpose Microcomputer
HMCS402C/HMCS402CL/HMCS402AC (HD614022/HD614025/HD614028) ..... 69
HMCS404C/402CL/404AC (HD614042/614045/614048) ..... 122
HMCS408C/408CL/408AC (HD614080/614085/614088) ..... 175
HD4074008 ..... 228
HD404019 ..... 284
HD4074019 ..... 284
HD614P080S ..... 353
HD614P0160S ..... 353
HMCS412C/HMCS412CL/HMCS412AC (HD614120/HD614125/HD614128) ..... 387
HMCS414C/HMCS414CL/HMCS414AC (HD614140/HD614145/HD614148) ..... 428
HMCS424C/HMCS424CL/HMCS424AC (HD404240/HD40L4240/HD40A4240) ..... 469
HD614P180 ..... 521
HD40P4281/HD40P42161 ..... 551
- HMCS400 Series-Application Specific Microcomputer
HD404302/HD4074308 ..... 597
HD404418/HD4074418/HD4074408 ..... 662
HD404608/HD4074608 ..... 734
HD404678 ..... 814
HD404708/HD404709/HD4074709 ..... 886
HD404808/HD4074808/HD40L4808/HD407L4808 ..... 976
HD404918 ..... 1064
HD404919 ..... 1103
HD40P4919 ..... 1142
- HMCS40 Series-LCD-III and LCD-IV Microcomputer
LCD-III (HD44790/HD44795) ..... 1181
LCD-IV (HD613901) ..... 1222
- Advance Information
HD404508/HD4074509 ..... 1267
Sales Office Locations ..... 1360


## (莫 HITACHI

Hitachi America Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

## General Information

## - Quick Reference Guide

- Introduction of Packages
- Reliability and Quality Assurance
- Reliability Test Data of Microcomputer
- Program Development Procedure and Support Systems


## Quick Reference Guide

HMCS400 Series Line up


## Quick Reference Guide

## HMCS400 Series Application Specific Microcomputer

| Specific Feature | A/D Converter |  | Multi function Timer |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Part No. | HD404302 | HD4074308* | HD404418 | HD4074418 | HD4074408 |
| Supply voltage (V) | 5 | 5 | 5 | 5 | 5 |
| Operating Temperature Range ( ${ }^{\circ} \mathrm{C}$ ) | -20 to +75 | -20 to +75 | -20 to +75 | -20 to +75 | -20 to +75 |
| Package | DP-42 | DP-42,DC-42 | $\begin{aligned} & \text { DP-64S,FP-64, } \\ & \text { FP-64A } \end{aligned}$ | $\begin{aligned} & \text { DP-64S,DC-64S } \\ & \text { FP-64,FP-64A } \end{aligned}$ | $\begin{aligned} & \text { DP-64S,DC-64S } \\ & \text { FP-64,FP-64A } \end{aligned}$ |
| ROM (bits) | $2048 \times 10$ | $8192 \times 10$ | $8192 \times 10$ | $8192 \times 10$ | $8192 \times 10$ |
| RAM (bits) | $160 \times 4$ | $160 \times 4$ | $512 \times 4$ | $512 \times 4$ | $512 \times 4$ |
| 1/O port | 33 | 33 | 58 | 58 | 58 |
| Interrupts | 2 | 2 | 6 | 6 | 6 |
|  | 3 | 3 | 6 | 6 | 6 |
| Timer | 8bit timer x 2 $\left[\begin{array}{l}\text { auto-reload timer/event counter } \\ \text { free running timer/watchdog timer }\end{array}\right.$ |  | 8bit timer x 4[ auto-reload timer/event counter/PWM |  |  |
| Serial Interface | - | - | 8bit $\times 2$ (clock synchronous) |  |  |
| Others | A/D converter (8bit x 4 channel) <br> Tone Generater <br> Watchdog Timer <br> 26 high voltage ports ( 40 V ) <br> Low power dissipation modes <br> 〔stop mode/standby mode |  | PWM output <br> Watchdog timer <br> 8 high voltage ports ( +12 V) (HD4074408 only) <br> Low power dissipation mode <br> 〔stop mode/standby mode |  |  |

* : Under development

| DTMF Generator |  | PRELIMINARY |  |
| :---: | :---: | :---: | :---: |
|  |  | Phase Lock Loop |  |
| HD404608 | HD4074608 | HD404508* | HD4074509* |
| 5 | 5 | 5 | 5 |
| -20 to +75 | -20 to +75 | -40 to +70 | -40 to +70 |
| FP-80B,FP-80A | FP-80B,FP-80A | FP-80B | FP-80B |
| $8192 \times 10$ | $8192 \times 10$ | $8192 \times 10$ | $16384 \times 10$ |
| $1184 \times 4$ | $1184 \times 4$ | $512 \times 4$ | $512 \times 4$ |
| 30 | 30 | 29 | 29 |
| 2 | 2 | 5 | 5 |
| 4 | 4 | 6 | 6 |
| 8 bit timer $\times 3$ free-running auto-reload ti auto-reload ti | ime base vent counter atchdog timer | 8 bit timer $\times$ 20 bit timer $\times$ 8 -bit multip 8 -bit multip 20-bit free | reload, event, PWM reload, event |
| 8-bit $\times 1$ (clock synchronous) |  | 8 -bit $\times 2$ (clock synchronous) |  |
| DTMF generator |  | PLL with prescalar ( $\max 160 \mathrm{MHz}$ ) |  |
| LCD controller/driver |  | LCD controller/driver |  |
| Watchdog timer |  | A/D converter (8-bit $\times 2$ channel) |  |
| Clock function ( 32 kHz crystal oscillator) |  | IF counter ( 15 mHz max. input) |  |
| Low power dissipation modes stop mode/standby mode watch mode/subactive mode |  |  |  |

Quick Reference Guide

| Specific Feature |  | DTMF Receiver | VFD controller/driver |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Part No. |  | HD404678 | HD404708 | HD404709 | HD4074709 |
| Supply voltage (V) |  | 5 | 5 | 5 | 5 |
| Operating Temperature <br> Range ( ${ }^{\circ} \mathrm{C}$ ) |  | -20 to +75 | -20 to +75 | -20 to +75 | -20 to +75 |
| Package |  | FP-64A | $\begin{aligned} & \text { DP-64S } \\ & \text { FP-64B } \end{aligned}$ | $\begin{aligned} & \text { DP-64S } \\ & \text { FP-64B* } \\ & \text { FP-64A* } \end{aligned}$ | DP-64S, FP-64A* <br> FP-64B*, DC-64S |
| ROM (bits) |  | $8192 \times 10$ | $8192 \times 10$ | $16384 \times 10$ | $16384 \times 10$ |
| RAM (bits) |  | $512 \times 4$ | $576 \times 4$ | $576 \times 4$ | $576 \times 4$ |
| I/O port |  | 52 | 56 | 56 | 56 |
| Interrupts | external | 4 | 4 | 4 | 4 |
|  | internal | 7 | 5 | 5 | 5 |
| Timer |  | 8 bit timer $x 4$ $\left\{\begin{array}{l}\text { free-running timer } \\ \text { auto-reload timer } \\ \text { event counter } \\ \text { timer-output circuits }\end{array}\right.$ | 8bit timer x 3 $\left[\begin{array}{l}\text { free-running timer/timer base } \\ \text { auto-reload timer/event counter } \\ \text { auto-reload timer/watchdog timer }\end{array}\right.$ |  |  |
| Serial Interface |  | 8 bit $\times 2$ (clock synchronous) | 8bit $\times 1$ (clock synchronous) |  |  |
| Others |  | DTMF receiver Reset voltage variable function Low power dissipation modes〔standby mode/stop mode | VFD controller/dri Clock function (32 Watchdog timer Low power dissipa $\left[\begin{array}{l}\text { stop mode/wat } \\ \text { standby mode/ }\end{array}\right.$ | z crystal oscillator) <br> modes <br> mode <br> active mode |  |

* : Under development

| LCD Controller/Driver |  |  |  |
| :---: | :---: | :---: | :---: |
| HD404808 | HD4074808 | High Current |  |
| HD40L4808 | HD407L4808 | HD404918 | HD404919 |
| 5 | 5 | 5 | 5 |
| -20 to +75 | -20 to +75 | -20 to +75 | -20 to +75 |
| FP-80B,FP-80A | FP-808,FP-80A | DP-42 | DP-42 |
| $8192 \times 10$ | $8192 \times 10$ | $8192 \times 10$ | $16384 \times 10$ |
| $1184 \times 4$ | $1184 \times 4$ | $512 \times 4$ | $992 \times 4$ |
| 30 | 30 | 35 | 35 |
| 2 | 2 | 2 | 2 |
| 4 | 4 | 1 | 1 |
| 8bit timer $\times 3$ $\left[\begin{array}{l} \text { free-running time } \\ \text { auto-reload timer } \\ \text { auto-reload timer } \end{array}\right.$ | time base vent counter watchdog timer | 8 bit timer $\times 1$〔auto-reload tim | counter |
| 8bit l ( clock synchronous) |  | - | - |
| LCD contorolle//driver |  |  |  |
| Clock function ( 32 kHz crystal oscillator) |  | 27 high voltage ports ( +12 V ) |  |
| Watchdog timer |  | 8 high current port ( 25 mA ) |  |
| Low power dissipation modes $\left[\begin{array}{l}\text { stop mode/watch mode } \\ \text { standby mode/subactive mode }\end{array}\right.$ |  | Low power dissipation modes [stop mode/standby mode |  |

## Quick Reference Guide

## HMCS400 Series General Purpose Microcomputer

| Part No. |  | HMCS402AC/C/CL | HMCS404AC/C/CL | HMCS408AC/C/CL | HMCS412AC/C/CL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Frequency (MHz) |  | 6/4/2 | 6/4/2 | 4/4/2 | 4/4/2 |
| Supply voltage (V) |  | 5/5/3 | 5/5/3 | 5/5/3 | 5/5/3 |
| Power dissipation (max) (mW) | operate | 27/10/9 | 27/10/9 | 22.5/11.5/5.5 | 15/9/4 |
|  | standby | 9/6/3 | 9/6/3 | 8.5/6/2.5 | 7/5/2.5 |
|  | stop | 0.06 | 0.06 | 0.05 | 0.05 |
| Operating Temperature Range ( ${ }^{\circ} \mathrm{C}$ ) |  | -20 to +75 | -20 to +75 | -20 to +75 | -20 to +75 |
| Package |  | DP-64S,FP-64 | DP-64S,FP-64 | $\begin{aligned} & \text { DP-64S,FP-64 } \\ & \text { FP-64A } \end{aligned}$ | $\begin{aligned} & \text { DP-42,DP-42S } \\ & \text { FP-44A } \end{aligned}$ |
| Memory | ROM | $2048 \times 10$ | $4096 \times 10$ | $8192 \times 10$ | $2048 \times 10$ |
|  | RAM | $160 \times 4$ | $256 \times 4$ | $512 \times 4$ | $160 \times 4$ |
| 1/0 | 1/O | 36 | 36 | 36 | 31 |
|  | input | 6 | 6 | 6 | 1 |
|  | output | 16 | 16 | 16 | 4 |
| Interrupts | external | 2 | 2 | 2 | 2 |
|  | timer/counter | 2 | 2 | 2 | 1 |
|  | serial | 1 | 1 | 1 | - |
| Timer | Timer A | 8bit free-running timer/counter |  |  | - |
|  | Timer B | 8bit auto-reload timer/event counter |  |  | 8bit auto-reload timer/event counter |
| Serial Interface |  | 8 bit $\times 1$ (clock synchronous) |  |  | - |
| Instruction execution time ( $\mu \mathrm{s}$ ) |  | 1.33/2/4 | 1.33/2/4 | 1/2/4 | 1/2/4 |
| Others |  | Low power dissipation modes standby mode, stop mode 58 I/O pins including 26 high voltage |  |  | Low power dissipation modes standby mode/stop mode 36 I/O pins including 24 high voltage |

## HMCS400 Series EPROM on the Package Type

| Part No. | HD614P080S | HD614P016S | HD614P180 | HD40P4281* | HD40P42161* | HD40P4919 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (V) | 5 | 5 | 5 | 5 | 5 | 5 |
| Operating <br> Temperature <br> Range ( ${ }^{\circ} \mathrm{C}$ ) | -20 to +75 | -20 to +75 | -20 to +75 | -20 to +75 | -20 to +75 | -20 to +75 |
| Package | DC-64SP | DC-64SP | DC-42P | DC-42P | DC-42P | DC-42P |
| Equivalent Device | HMCS402C/AC HMCS404C/AC | HMCS408C/AC | $\begin{aligned} & \text { HMCS412C } \\ & \text { HMCS414C } \end{aligned}$ | HMCS424C/AC | HMCS424C/AC | $\begin{aligned} & \text { HD404918 } \\ & \text { HD404919 } \end{aligned}$ |
| Mountable EPROM | HN482764 HN27C64 HN4827128 | HN27C256 | $\begin{aligned} & \text { HN482764 } \\ & \text { HN27C64 } \\ & \text { HN4827128 } \end{aligned}$ | $\begin{aligned} & \text { HN482764 } \\ & \text { HN27C64 } \\ & \text { HN4827128 } \end{aligned}$ | HN27256 | HN27C256 |

[^0]
## Quick Reference Guide

| HMCS414AC/C/CL | HMCS424AC/C/CL | HD4074008 | HD4074019 | HD404019 |
| :---: | :---: | :---: | :---: | :---: |
| 4/4/2 | 4/4/2 | 8 | 4 | 4 |
| 5/5/3 | 5/5/3 | 5 | 5 | 5 |
| 15/9/4 | 16/10/3.5 | 22.5 | TBD | TBD |
| 7/5/2.5 | 8.5/6/2.5 | 8.5 | TBD | TBD |
| 0.05 | 0.05 | 0.05 | TBD | TBD |
| -20 to +75 | -20 to +75 | -20 to +75 | -20 to +75 | -20 to +75 |
| $\begin{aligned} & \text { DP-42,DP-42S } \\ & \text { FP-44A } \end{aligned}$ | $\begin{aligned} & \text { DP-42,DP-42S } \\ & \text { FP-44A } \end{aligned}$ | $\begin{aligned} & \text { DC-64S,DP-64S } \\ & \text { FP-64,FP-64A } \end{aligned}$ | $\begin{aligned} & \text { DC-64S, DP-64S } \\ & \text { FP-64B*, FP-64A* } \end{aligned}$ | $\begin{aligned} & \text { DP-64S, FP-64B* } \\ & \text { FP-64A* } \end{aligned}$ |
| $4096 \times 10$ | $4096 \times 10$ | $8192 \times 10$ | $16384 \times 10$ | $16384 \times 10$ |
| $160 \times 4$ | $256 \times 4$ | $512 \times 4$ | $992 \times 4$ | $992 \times 4$ |
| 31 | 31 | 36 | 52 | 52 |
| 1 | 1 | 6 | 6 | 6 |
| 4 | 4 | 16 | - | - |
| 2 | 2 | 2 | 2 | 2 |
| 1 | 2 | 2 | 2 | 2 |
| - | 1 | 1 | 1 | 1 |
| - | 8bit free-running timer/counter | 8bit free-running timer/counter |  |  |
|  |  | 8 bit auto-reload timer/event counter |  |  |
| - | 8bit x 1 (clock synchronous) | 8 bit $\times 1$ (clock synchronous) |  |  |
| 1/2/4 | 1/2/4 | 1 | 1 | 1 |

Low power dissipation modes standby mode/stop mode

[^1]
## Quick Reference Guide

## CMOS 4-Bit Single-Chip Microcomputer HMCS40 Series

| Family Name (Type Name) |  |  | $\begin{aligned} & \text { HMCS42CL } \\ & \text { (HD44708) } \\ & \text { HMCS42C } \\ & \text { (HD44700) } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { HMCS43CL } \\ & \text { (HD44758) } \\ & \text { HMCS43C } \\ & \text { (HD44750) } \\ & \hline \end{aligned}$ |  | HMCS44CL <br> (HD44808) <br> HMCS44C <br> (HD44801) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage |  | (V) | 3/5 |  | 3/5 |  | 3/5 |  |
| Power Dissipation (typ.) |  | (mW) | 0.23 | 3/1.5 | 0.24 | /1.5 | 0.32 | /2 |
| Max. I/O Terminal Voltage |  | (V) | 10 |  | 10 |  | 10 |  |
| Operating Temperature Range *1 |  | $\left({ }^{\circ} \mathrm{C}\right)$ | -20 | to + 75 | -20 | to +75 | -20 | to +75 |
| Package |  |  | DP-28, DP-28S*4 |  | DP-42, DP-42S*4 |  | DP-42, DP-42S*4 |  |
| Memory | ROM | (bits) | $\begin{aligned} & 512 \times 10 \\ & 32 \times 10^{* 2} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 1,024 \times 10 \\ & 64 \times 10^{* 2} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 2,048 \times 10 \\ & 128 \times 10^{* 2} \end{aligned}$ |  |
|  | RAM | (bits) | $32 \times 4$ |  | $80 \times 4$ |  | $160 \times 4$ |  |
| Registers |  |  | 4 |  | 6 |  | 8 |  |
| Stack Registers |  |  | 2 |  | 3 |  | 4 |  |
| 1/O Ports | 4-Bit Data Input |  |  | $4 \times 1$ |  | $4 \times 1$ | 32 | - |
|  | 4-Bit Data Output |  |  | $4 \times 2$ |  | $4 \times 2$ |  | - |
|  | Discrete Output |  |  | $1 \times 6$ |  | 1 $\times 12$ |  | - |
|  | 4-Bit Data Input/Output |  |  | - |  | $4 \times 1$ |  | $4 \times 4$ |
|  | Discrete Inp |  |  | $1 \times 4$ |  | $1 \times 4$ |  | $1 \times 16$ |
| Interrupts | External |  | - |  | 2 |  | 2 |  |
|  | Timer/Counter |  | - |  | 1 |  | 1 |  |
| Instructions | Number of Instructions |  | 52 |  | 87 |  | 87 |  |
|  | Cycle Time | ( $\mu \mathrm{s}$ ) | 20/10 |  | 20/10 |  | 20/10 |  |
| Built-in Clock Pulse Generator |  |  |  |  | Yes |  |  |  |
| Power on Reset |  |  | No/Yes |  | No/Yes |  | No/Yes |  |
| Battery Back-up |  |  | Halt |  | RAM Hold |  | Halt |  |
| Evaluation Chip |  |  | $\begin{aligned} & \text { HD44850E } \\ & \text { HD44857E } \end{aligned}$ |  | $\begin{aligned} & \text { HD44850E } \\ & \text { HD44857E } \end{aligned}$ |  | $\begin{aligned} & \text { HD44850E } \\ & \text { HD44857E } \end{aligned}$ |  |

* 1 Wide Temperature Range ( -40 to $+85^{\circ} \mathrm{C}$ ) version is available.
* 2 Pattern Memory
* 3 LCD DRIVE FUNCTION

|  | Common | 4 |
| :--- | :--- | :--- |
| LCD | Segment | 32 |
| Drive | Duty | Static, $1 / 2,1 / 3,1 / 4$ |
|  | Bias | $1 / 2,1 / 3$ |
| Display |  | Capability |

Expandable using the LCD Driver HD44100H.

* 4 As for low-voltage operation version, a shrink package isn't prepared.

| HMCS45CL (HD44828) HMCS45C (HD44820) | HMCS46CL (HD44848) HMCS46C (HD44840) | HMCS47CL (HD44868) HMCS47C (HD44860) | LCD-III*3 <br> (HD44795, HD44790) | $\begin{aligned} & \text { LCD-IV*3 } \\ & \text { (HD613901) } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| 3/5 | 3/5 | 3/5 | 3/5 | 3/5 |
| 0.32/2 | 0.32/4 | 0.32/4 | 0.36/2.4 | 0.9/5.0 |
| 10 | 10 | 10 | 10 | $\mathrm{Vcc}+0.3$ |
| -20 to +75 | -20 to +75 | -20 to +75 | -20 to +75 | -20 to +75 |
| FP-54, DP-64S | DP-42, DP-42S*4 | FP-54, DP-64S | FP-80 | FP-80 |
| $\begin{aligned} & 2,048 \times 10 \\ & 128 \times 10^{* 2} \end{aligned}$ | $4,096 \times 10$ | $4,096 \times 10$ | $\begin{aligned} & 2,048 \times 10 \\ & 128 \times 10^{* 2} \\ & \hline \end{aligned}$ | $4,096 \times 10$ |
| $160 \times 4$ | $256 \times 4$ | $256 \times 4$ | $160 \times 4$ | $256 \times 4$ |
| 6 | 8 | 6 | 6 | 6 |
| 4 | 4 | 4 | 4 | 4 |
| - | - | - | $4 \times 1$ | $4 \times 1$ |
| $4 \times 1$ | - | $4 \times 1$ | $4 \times 1$ | $4 \times 1$ |
| $44-$ | $32-$ | $44-$ | $32-$ | $32-$ |
| $4 \times 6$ | $4 \times 4$ | $4 \times 6$ | $4 \times 2$ | $4 \times 2$ |
| $1 \times 16$ | $1 \times 16$ | $1 \times 16$ | $1 \times 16$ | $1 \times 16$ |
| 2 | 2 | 2 | 2 | 2 |
| 1 | 1 | 1 | 1 | 1 |
| 71 | 87 | 87 | 87 | 87 |
| 20/10 | 20/5 | 20/5 | 20/10 | 20/5 |
|  |  | Yes |  |  |
| No/Yes | No/Yes | No/Yes | Yes | No |
| Halt | Halt | Halt | Halt | Halt |
| $\begin{aligned} & \text { HD44850E } \\ & \text { HD44857E } \end{aligned}$ | HD44857E | HD44857E | HD44797E | HD44797E |

## Introduction of Packages

Hitachi microcomputer devices include various types of package which meet a lot of requirements such as ever smaller, thinner and more versatile electric appliances. When selecting a package suitable for the customers' use, please refer to the following for Hitachi microcomputer packages.

## 1. Package Classification

There are pin insertion types, surface mounting types and multi-function types, applicable to each kind of mounting method. Also plastic and ceramic materials are offered according to use. Figure 1 shows the package classification according to the mounting types on the Printed Circuit Board (PCB) and the materials.


Figure 1. Package Classification according to the Mounting Type on the Printed Circuit Board and the Materials

## 2. Type No. and Package Code Indication

Type No. of Hitachi 4-bit single-chip microcomputer device is followed by package material and outline specifications, as shown below. The package type used for each
device is identified by code as follows, illustrated in the data sheet of each device.

When ordering, please write the package code beside the type number.

Type No. Indication

## HDXXXXXS

Note HDXXXPXXXX stands for Type No. of EPROM on the package type microcomputer device.

Package classification HMCS 40 series No Indication; Plastic DIP

S; Shrink Type Plastic DIP
F; QFP
HMCS 400 series
F; QFP
H; QFP
P; Plastic DIP
S; Shrink Type Plastic DIP
C; Ceramic DIP

Package Code Indication


## 3. Package Dimensional Outline

Hitachi 4-bit single-chip microcomputer
device employs the packages shown in Table 1 according to the mounting method on the PCB.

Table 1. Package List

| Mounting method | Package classification | Package material | Package code |
| :--- | :--- | :--- | :--- |
| Pin insertion type | Standard Outline (DIP) | Plastic | DP-28 <br> DP-42 |
|  |  | Ceramic | DC-42 |
|  |  | Shrink Outline (S-DIP) | Plastic |
|  |  |  | DP-28S |
|  |  | Ceramic | DP-42S |
| Surface mounting type | Flat package | QFP | Plastic |
|  |  |  | DC-64S |



## Shrink Type Plastic DIP



DP-42S


DP-64S


## Introduction of Packages



Flat Plastic Package

FP-44A


FP-54


FP-64



FP-64A


FP-80



FP-80A


FP-100


Flat Ceramic Package

FG-80



# Reliability and Quality Assurance 

## 1. Views on Quality and Reliability

Basic views on quality in Hitachi are to meet individual user's purchase purpose and quality required, and to be at the satisfied quality level considering general marketability. Quality required by users is specifically clear if the contract specification is provided. If not, quality required is not always definite. In both cases, efforts are made to assure the reliability so that semiconductor devices delivered can perform their ability in actual operating circumstances. To realize such quality in manufacturing process, the key points should be to establish quality control system in the process and to enhance morale for quality.

In addition, quality required by users on semiconductor devices is going toward higher level as perfomance of electronic system in the market is going toward higher one and is expanding size and application fields. To cover the situation, actual bases Hitachi is performing is as follows;
(1) Build the reliability in design at the stage of new product development.
(2) Build the quality at the sources of manufacturing process.
(3) Execute the harder inspection and reliability confirmation of final products.
(4) Make quality level higher with field data feed back.
(5) Cooperate with research laboratories for higher quality and reliability.
With the views and methods mentioned above, utmost efforts are made for users' requirements.

## 2. Reliability Design of Semiconductor Devices

### 2.1 Reliability Targets

Reliability target is the important factor in manufacture and sales as well as performance and price. It is not practical to rate reliability target with failure rate at the certain common test condition. The reliability target is determined corresponding to character of equipments taking design, manufacture, inner process quality control, screening and test method, etc. into cosideration, and considering operating circumstances of equipments the semiconductor device used in, reliability target of system, derating applied in design, operating condition, maintenance, etc.

### 2.2 Reliability Design

To achieve the reliability required based on reliability targets, timely sude and execution of design standardization, device design (including process design, structure design), design review, reliability test are essential.
(1) Design Standardization

Establishment of design rule, and standardization of parts, material and process are necessary. As for design rule, critical items on quality and reliability are always studied at circuit design, device design, layout design, etc. Therefore, as long as standardized process, material, etc. are used, reliability risk is extremely small even in new development devices, only except for in the case special requirements in function needed.

## (2) Device Design

It is important for device design to consider total balance of process design, structure design, circuit and layout design. Especially in the case new process and new material are employed, technical study is deeply executed prior to device development.

## (3) Reliability Evaluation by Test Vehicle

Test vehicle is sometimes called Test Pattern. It is useful method for design and process reliability evaluation of IC and LSI which have complicated functions.

1. Purposes of Test Vehicle are as follows:

- Making clear about fundamental failure mode
- Analysis of relation between failure mode and manufacturing process condition
- Search for failure mechanism analysis
- Establishment of QC point in manufacturing

2. Effectiveness of evaluation by Test Vehicle are as follows;

- Common fundamental failure mode and failure mechanism in devices can be evaluated.
- Factors dominating failure mode can be picked up, and comparison can be made with process having been experienced in field.
- Able to analyze relation between failure causes and manufacturing factors.


## Easy to run tests. etc.

### 2.3 Design Review

Design review is organized method to confirm that design satisfies the performance required including users' and design work follows the specified ways, and whether or not technical improved items accumulated in test data of individual major fields and field data are effectively built in. In addition, from the standpoint of enhancement of competitive power of products, the major purpose of design review is to ensure quality and reliability of the products. In Hitachi, design review is performed from the planning stage for new products and even for design changed products. Items discussed and determined at design review are as follows;
(1) Description of the products based on specified design documents.
(2) From the standpoint of specialty of individual participants, design documents are studied, and if unclear matter is found, sub-program of calculation, experiments, investigation, etc. will be carried out.
(3) Determine contents of reliability and methods, etc. based on design document and drawing.
(4) Check process ability of manufacturing line to achieve design goal.
(5) Discussion about preparation for production.
(6) Planning and execution of sub-programs for design change proposed by individual specialist, and for tests, experiments and calculation to confirm the design change.
(7) Reference of past failure experiences with similar devices, confirmation of method to prevent them, and planning and execution of test program for confirmation of them. These studies and decisions are made using check lists made individually depending on the objects.

## 3. Quality Assurance System of Semiconductor Devices

### 3.1 Activity of Quality Assurance

General views of overall quality assurance in Hitachi are as follows;
(1) Problems in individual process should be solved in the process. Therefore, at final product stage, the potential failure factors have been already removed.
(2) Feedback of information should be made to ensure satisfied level of process ability.
(3) To assure reliability required as an result of the things mentioned above is the
purpose of quality assurance.
The followings are regarding device design, quality approval at mass production, inner process quality control, product inspection and reliability tests.

### 3.2 Quality Approval

To ensure quality and reliability required, quality approval is carried out at trial production stage of device design and mass production stage based on reliability design described at section 2.

The views on quality approval are as follows;
(1) The third party performs approval objectively from the standpoint of customers.
(2) Fully consider past failure experiences and information from field.
(3) Approval is needed for design change and work change.
(4) Intensive approval is executed on parts material and process.
(5) Study process ability and fluctuation factor, and set up control points at mass production stage.
Considering the views mentioned above, quality approval shown in Fig. 1 is performed.

### 3.3 Quality and Reliability Control at Mass Production

For quality assurance of products in mass production, quality control is executed with organic division of functions in manufacturing department, quality assurance department, which are major, and other departments related. The total function flow is shown in Fig. 2. The main points are described below.

### 3.3.1 Quality Control of Parts and Material

As the performance and the reliability of semiconductor devices are getting higher, importance is increasing in quality control of material and parts, which are crystal, lead frame, fine wire for wire bonding, package, to build products, and materials needed in manufacturing process, which are mask pattern and chemicals. Besides quality approval on parts and materials stated in section 3.2, the incoming inspection is, also, Key in quality control of parts and materials. The incoming inspection is performed based on incoming inspection specification following purchase specification and drawing, and sampling inspection is executed based on MIL-STD-105D mainly.

The other activities of quality assurance are as follows:
(1) Outside Vendor Technical Information Meeting
(2) Approval on outside vendors, and guidance of outside vendors
(3) Physical chemical analysis and test

The typical check points of parts and materials are shown in Table 1.

### 3.3.2 Inner Process Quality Control

Inner process quality control is performing very important function in quality assurance of semiconductor devices. The following is description about control of semi-final products, final products, manufacturing facilities, measuring equipments, circumstances and sub-materials. The quality control in the manufacturing process is shown in Fig. 3 corresponding to the manufacturing process.
(1) Quality Control of Semi-final Products and Final Products

Potential failure factors of semiconductor
devices should be removed preventively in manufacturing process. To achieve it, check points are set-up in each process, and products which have potential failure factor are not transfer to the next process. Especially, for high reliability semiconductor devices, manufacturing line is rigidly selected, and the quality control in the manufacturing process is tightly executed - rigid check in each process and each lot, $100 \%$ inspection in appropriate ways to remove failure factor caused by manufacturing fluctuation, and execution of screening needed, such as high temperature aging and temperature cycling. Contents of inner process quality control are as follows;

- Condition control on individual equipments and workers, and sampling check of semifinal products.
- Proposal and carrying-out improvement of work
- Education of workers
- Maintenance and improvement of yield
- Picking-up of quality problems, and execution of countermeasures


Figure 1. Flow Chart of Quality Approval

- Transmission of information about quality
(2) Quality Control of Manufacturing Facilities and Measuring Equipment

Equipments for manufacturing semiconductor devices have been developing extraordinarily with necessary high performance devices and improvement of production, and are important factors to determine quality and reliability. In Hitachi, automatization of
manufacturing equipments are promoted to improve manufacturing fluctuation, and controls are made to maintain proper operation of high performance equipments and perform the proper function. As for maintenance inspection for quality control, there are daily inspection which is performed daily based on specification related, and periodical inspection which is performed periodically. At the inspection, inspection points listed in the specification are checked one by one not to make any omission. As for adjustment and


Figure 2. Flow Chart of Quality Control in Manufacturing Process
maintenance of measuring equipments, maintenance number, specification are checked one by one to maintain and improve quality.
(3) Quality Control of Manufacturing Circumstances and Submaterials.

Quality and reliability of semiconductor device is highly affected by manufacturing process. Therefore, the controls of manufac-
turing circumstances - temperature, humidity, dust - and the control of submaterials gas, pure water - used in manufacturing process are intensively executed. Dust control is described in more detail below.

Dust control is essential to realize higher integration and higher reliability of devices. In Hitachi, maintenance and improvement of cleanness in manufacturing site are executed with paying intensive attention on buildings,


Figure 3. Example of Inner Process Quality Control
facilities, airconditioning systems, materials delivered-in, clothes, work, etc., and periodical inspection on floating dust in room, falling dusts and dirtiness of floor.

### 3.3.3 Final Product Inspection and Reliability Assurance

(1) Final Product Inspection

Lot inspection is done by quality assurance department for products which were judged as good products in $100 \%$ test, which is final process in manufacturing department. Though $100 \%$ of good products is expected, sampling inspection is executed to prevent mixture of failed products by mistake of work, etc. The inspection is executed not only to confirm that the products meet users' requirement, but to consider potential factors. Lot inspection is executed based on MIL-STD-105D.

## (2) Reliability Assurance Tests

To assure reliability of semiconductor devices, periodical reliability tests and reliability tests on individual manufacturing lot required by user are performed.

Table 1. Quality Control Check Points of Material and Parts (Example)
Material, Important
Parts Control Items Point for Check
Wafer Apperance Damage and Contam-

Dimension Flatness
Sheet Resistance Resistance
Defect Density Defect Numbers
Crystal Axis

| Mask | Appearance | Defect Numbers, <br> Scratch |
| :--- | :--- | :--- |
|  | Dimension <br> Resistoration <br> Gradation | Dimension Level <br> Uniformity of Gra- |


| Fine <br> Wire for <br> Wire <br> Bonding | Apperance | Contamination, <br> Scratch, Bend, <br> Twist |
| :--- | :--- | :--- |
|  | Purity <br> Elongation Ratio | Purity Level <br> Mechanical <br> Strength |
| Frame | Appearance | Contamination, <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br> Dimension <br> Processing <br> Accuracy <br> Plating |
|  | Scratch <br> Dimension Level <br> Mounting | Bondability, <br> Solderability <br> Heat Resistance |
|  | Characteristics |  |


| Ceramic Package | Appearance | Contamination, Scratch |
| :---: | :---: | :---: |
|  | Dimension | Dimension Level |
|  | Leak Resistance | Airtightness |
|  | Plating | Bondability, Solderability |
|  | Mounting | Heat Resistance |
|  | Characteristics |  |
|  | Electrical |  |
|  | Characteristics |  |
|  | Mechanical | Mechanical Strength |
|  |  |  |
|  | Strength |  |
| Plastic | Composition | Characteristics of Plastic Material |
|  | Electrial |  |
|  | Characteristics |  |
|  | Thermal |  |
|  | Characteristics |  |
|  | Molding | Molding Performance |
|  | Performance |  |
|  | Mounting | Mounting Charac- |
|  | Characteristics | teristics |



Figure 4. Process Flow Chart of Field Failure

## Reliability Test Data of Microcomputer

## 1. Introduction

Microcomputer is required to provide higher reliability and quality with increasing function, enlarging scale and widening application. To meet this demand, Hitachi is improving the quality by evaluating reliability, building up quality in process, strengthening inspection and analyzing field data etc..

This chapter describes reliability and quality assurance data for Hitachi 4 -bit single-chip microcomputer based on test and failure analysis results. More detail data and new information will be reported in another reliability data sheet.

## 2. Package and Chip Structure

### 2.1 Package

The reliability of plastic molded type has been greatly improved, recently their appli-
cations have been expanded to automobiles measuring and control systems, and computer terminal equipment operated under relatively severe conditions and production output and application of plastic molded type will continue to increase.

To meet such requirements, Hitachi has considerably improved moisture resistance, operation stability, and chip and plastic manufacturing process.

Plastic package type structure is shown in Figure 1 and Table 1.

### 2.2 Chip Structure

Hitachi 4-bit single-chip microcomputer are produced in PMOS E/D technology or low power CMOS technology. Si-gate process is used in both types because of high reliability

Table 1. Package Material and Properties

| Item | Plastic DIP | Plastic Flat Package |
| :--- | :--- | :--- |
| Package | Epoxy | Epoxy |
| Lead | Solder dipping Alloy 42 | Solder plating Alloy 42 |
| Die bond | Au-Si or Ag paste | Au-Si or Ag paste |
| Wire bond | Thermo compression | Thermo compression |
| Wire | Au | Au |



Figure 1. Package Structure
and high density.
Chip structure and basic circuit are shown in Figure 2.


Figure 2. Chip Structure and Basic Circuit

## 3. Quality Qualification and Evaluation

### 3.1 Reliability Test Methods

Reliability test methods shown in Table 2 are used to qualify and evaluate the new products and new process.

Table 2. Reliability Test Methods

| Test Items | Test Condition | MIL-STD-883 B Method No. |
| :--- | :--- | :--- |
| Operating Life Test | $125^{\circ} \mathrm{C}, 1000 \mathrm{hr}$ | 1005,2 |
| High Temp, Storage | Tstg max, 1000hr | 1008,1 |
| Low Temp, Storage | Tstg min, 1000hr |  |
| Steady State Humidity | $65^{\circ} \mathrm{C} \mathrm{95} \mathrm{\% RH}, 1000 \mathrm{hr}$ |  |
| Steady State Humidity Biased | $85^{\circ} \mathrm{C} 85 \% \mathrm{RH}, 1000 \mathrm{hr}$ |  |
| Temperature Cycling | $-55^{\circ} \mathrm{C} \sim 150^{\circ} \mathrm{C}, 10 \mathrm{cycles}$ | 1010,4 |
| Temperature Cycling | $-20^{\circ} \mathrm{C} \sim 125^{\circ} \mathrm{C}, 200 \mathrm{cycles}$ |  |
| Thermal Shock | $0^{\circ} \mathrm{C} \sim 100^{\circ} \mathrm{C}, 100 \mathrm{cycles}$ | 1011,3 |
| Soldering Heat | $260^{\circ} \mathrm{C}, 10 \mathrm{sec}$ |  |
| Mechanical Shock | $1500 \mathrm{G} 0.5 \mathrm{msec}, 3 \mathrm{times} / \mathrm{X}, \mathrm{Y}, \mathrm{Z}$ | 2002,2 |
| Vibration Fatigue | $60 \mathrm{~Hz} 20 \mathrm{G}, 32 \mathrm{hrs} / \mathrm{X}, \mathrm{Y}, \mathrm{Z}$ | 2005,1 |
| Variable Frequency | $20 \sim 2000 \mathrm{~Hz} 20 \mathrm{G}, 4 \mathrm{~min} / \mathrm{X}, \mathrm{Y}, \mathrm{Z}$ | 2007,1 |
| Constant Acceleration | $20000 \mathrm{G}, 1 \mathrm{~min} / \mathrm{X}, \mathrm{Y}, \mathrm{Z}$ | 2001,2 |
| Lead Integrity (DIP) | $225 \mathrm{gr}, 90^{\circ} 3 \mathrm{times}$ | 2004,3 |
| Lead Integrity (QFP) | $225 \mathrm{gr}, 90^{\circ} 1 \mathrm{time}$ | 2004 |

## Reliability Test Data of Microcomputer

### 3.2 Reliability Test Results

Reliability Test Result of 4-bit single-chip microcomputer device is shown in Table 3 to

Table 14, There is little difference according to device series, as the design and production process, etc. are standardized.

### 3.2.1 HMCS40 Series (HMCS40 Series)

## Table 3. Dynamic Life Test

(1) PMOS
(Condition; $-V_{D D}=11 \mathrm{~V},-V_{\text {disp }}=50 \mathrm{~V}, \mathrm{Ta}=125^{\circ} \mathrm{C}$ )

| Device Type | Package | Sample Size | Component Hours | Failure |
| :--- | :--- | :--- | :--- | :--- |
| HMCS47A | DP-64S | 45 | 45000 | 0 |
|  | FP-54 | 45 | 45000 | 0 |
| HMCS45A | DP-64S | 90 | 90000 | 0 |
|  | FP-54 | 405 | 405000 | $2^{*}$ |
| HMCS44A | DP-42 | 313 | 313000 | $1^{* *}$ |
|  | DP-42S | 45 | 45000 | 0 |
| HMCS43 | DP-42 | 116 | 116000 | 0 |
|  | DP-42S | 45 | 45000 | 0 |
| HMCS42 | DP-28 | 106 | 106000 | 0 |
| Total |  | 1210 | 1210000 | 3 |

* Surface contamination
** Aluminum metallization open
(2) CMOS
(Condition; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{Ta}=125^{\circ} \mathrm{C}$ )

| Device Type | Package | Sample Size | Component Hours | Failure |
| :--- | :--- | :--- | :--- | :--- |
| HMCS47C | DP-64S | 90 | 90000 | 0 |
|  | FP-54 | 90 | 90000 | 0 |
| HMCS46C | DP-42 | 90 | 90000 | 0 |
|  | DP-42S | 45 | 45000 | 0 |
| HMCS45C | DP-64S | 45 | 45000 | 0 |
|  | FP-54 | 120 | 120000 | $1^{*}$ |
| HMCS44C | DP-42 | 162 | 162000 | $1^{* *}$ |
|  | DP-42S | 45 | 45000 | 0 |
| HMCS43C | DP-42 | 120 | 120000 | 0 |
|  | FP-54 | 90 | 90000 | 0 |
| HMCS42C | DP-28 | 60 | 60000 | 0 |
|  | DP-28S | 45 | 45000 | 0 |
| LCD-III | FP-80 | 90 | 90000 | 0 |
| LCD-IV | FP-80 | 90 | 90000 | 2 |
| Total |  | 1182 | 1182000 | 0 |

* Surface contamination
** Aluminum metallization open
Estimated Failure Rate $=0.018 \% / 1000$ hrs at $\mathrm{Ta}=75^{\circ} \mathrm{C}$ for PMOS
$0.014 \% / 1000 \mathrm{hrs}$ at $\mathrm{Ta}=75^{\circ} \mathrm{C}$ for CMOS
(Activation Energy 0.7eV, Confidence Level 60\%)


## Reliability Test Data of Microcomputer

Table 4. Moisture Resistance

| Test Item | Condition | Plastic Package Type |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | DIP |  | QFP |  |
|  |  | Sample | Failure | Sample | Failure |
| High Temp. | $65^{\circ} \mathrm{C} 95 \% \mathrm{RH}, 1000 \mathrm{hrs}$ | 870 | 1 | 545 | 1 |
| High Humidity Storage | $85^{\circ} \mathrm{C} 95 \% \mathrm{RH}, 1000 \mathrm{hrs}$ | 220 | 1 | 165 | 1 |
| High Temp. <br> High Humidity Bias | $85^{\circ} \mathrm{C} 85 \% \mathrm{RH}$, 1000hrs | 205 | 1 | 185 | 1 |
| Pressure Cooker Test | $121^{\circ} \mathrm{C} 2 \mathrm{~atm}, 96 \mathrm{hrs}$ | 55 | 0 | 55 | 0 |

Failure mode : Aluminum corrosion 6 pcs .


## Reliability Test Data of Microcomputer

Table 5. Mechanical and Environmental Test Results

|  |  | DIP Type |  | QFP Type |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Test Item | Test Condition | Sample | Failure | Sample | Failure |
| High Temperature Storage | $\mathrm{Ta}=150^{\circ} \mathrm{C}, 1000 \mathrm{hrs}$ | 43 | 0 | 53 | 0 |
| Low Temperatuer Storage | $\mathrm{Ta}=-55^{\circ} \mathrm{C}, 1000 \mathrm{hrs}$ | 50 | 0 | 40 | 0 |
| Temperature | $-55^{\circ} \mathrm{C} \sim 25^{\circ} \mathrm{C} \sim 150^{\circ} \mathrm{C}$ | 1637 | 0 | 1514 | 0 |
| Cycling | 10 cycles |  |  |  |  |
| Thermal Shock | $0^{\circ} \mathrm{C} \sim 100^{\circ} \mathrm{C} 10$ cycles | 150 | 0 | 100 | 0 |
| Soldering Heat | $260^{\circ} \mathrm{C}, 10 \mathrm{sec}$ | 140 | 0 | 160 | 0 |
| Solderability | $230^{\circ} \mathrm{C}, 5 \mathrm{sec}$ | 34 | 0 | 34 | 0 |
| Mechanical | $1500 \mathrm{G}, 0.5 \mathrm{msec}$ | 45 | 0 | 45 | 0 |
| Shock | 3 times $/ \mathrm{X}, \mathrm{Y}, \mathrm{Z}$ |  |  |  | 0 |
| Vibration | $60 \mathrm{~Hz}, 20 \mathrm{G}$ | 120 | 0 | 45 | 0 |
| Fatigue | $32 \mathrm{hrs} / \mathrm{X}, \mathrm{Y}, \mathrm{Z}$ |  |  |  |  |

### 3.2.2 HMCS400 Series

Table 6. Dynamic Life Test (HMCS400 Series)
(Condition: $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=125^{\circ} \mathrm{C}$ )

| Device Type | Package | Sample Size | Component Hours | Failure |
| :--- | :--- | :--- | :--- | :--- |
| HMCS404 | DIP | 55 | 55,000 | 0 |
|  | QFP | 77 | 77,000 | 0 |
| HMCS408 | DIP | 78 | 78,000 | 0 |
|  | QFP | 55 | 55,000 | 0 |
| HMCS412 | DIP | 55 | 55,000 | 0 |
|  | QFP | 32 | 16,000 | 0 |
| HMCS414 | DIP | 55 | 55,000 | 0 |
|  | QFP | 32 | 32,000 | 0 |

Table 7. Moisture Resistance (HMCS400 Series)
(1) High Temp. High Humidity Storage

| Device Type | Package | Candition | 168 hrs. | 500 hrs. | 1000 hrs |
| :---: | :---: | :---: | :---: | :---: | :---: |
| HMCS404 | DIP | $65^{\circ} \mathrm{C} 95 \% \mathrm{RH}$ | 0/176 | 0/176 | 0/176 |
|  | QFP | $65^{\circ} \mathrm{C} 95 \% \mathrm{RH}$ | 0/176 | 0/176 | 0/176* |
| HMCS408 | DIP | $65^{\circ} \mathrm{C} 95 \% \mathrm{RH}$ | 0/45 | 0/45 | 0/45 |
|  | DIP | $85^{\circ} \mathrm{C} 95 \% \mathrm{RH}$ | 0/45 | 0/45 | 0/45 |
|  | QFP | $65^{\circ} \mathrm{C} 95 \% \mathrm{RH}$ | 0/116 | 0/116 | 0/116 |
|  | QFP | $85^{\circ} \mathrm{C} 95 \% \mathrm{RH}$ | 0/70 | 0/70 | 0/70 |
| HMCS412 | QFP | $65^{\circ} \mathrm{C} 95 \% \mathrm{RH}$ | 0/50 | 0/50 | 0/50 |
|  | QFP | $85^{\circ} \mathrm{C} 95 \% \mathrm{RH}$ | 0/50 | 0/50 | 0/50 |

* Aluminum Corrosion
(2) Pressure Cooker Test
(Condition: $121^{\circ} \mathrm{C}, 2 \mathrm{~atm}$.)

| Device Type | Package | $\mathbf{4 0}$ hrs. | $\mathbf{6 0}$ hrs. | $\mathbf{1 0 0} \mathbf{h r s}$. |
| :--- | :--- | :--- | :--- | :--- |
| HMCS404 | DIP | $0 / 45$ | $0 / 45$ | $0 / 45$ |
|  | QFP | $0 / 45$ | $0 / 45$ | $0 / 45$ |
| HMCS408 | DIP | $0 / 22$ | $0 / 22$ | $0 / 22$ |
|  | QFP | $0 / 45$ | $0 / 45$ | $0 / 45$ |
| HMCS412 | QFP | $0 / 45$ | $0 / 45$ | $0 / 45$ |

(3) High Temp. High Humidity Bias
(Condition: $85^{\circ} \mathrm{C}, 85 \% \mathrm{RH}, \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ )

| Device Type | Package | $\mathbf{1 6 8} \mathbf{~ h r s .}$ | $\mathbf{5 0 0} \mathbf{h r s}$ | $\mathbf{1 0 0 0} \mathbf{~ h r s .}$ |
| :--- | :--- | :--- | :--- | :--- |
| HMCS404 | DIP | $0 / 32$ | $0 / 32$ | $0 / 32$ |
|  | QFP | $0 / 22$ | $0 / 22$ | $0 / \mathbf{2 2}$ |
| HMCS414 | DIP | $0 / 22$ | $0 / 22$ | $0 / 22$ |
|  | QFP | $0 / 22$ | $0 / 22$ | $0 / 22$ |

Reliability Test Data of Microcomputer

Table 8. Temperature Cycling (HMCS400 Series)

| Device Type | Package | $\mathbf{1 0}$ cycles | $\mathbf{1 0 0}$ cycles | 200 cycles |
| :--- | :--- | :--- | :--- | :--- |
| HMCS404 | DIP | $0 / 295$ | $0 / 90$ | $0 / 90$ |
|  | QFP | $0 / 210$ | $0 / 45$ | $0 / 45$ |
| HMCS408 | DIP | $0 / 90$ | $0 / 45$ | $0 / 45$ |
|  | QFP | $0 / 45$ | $0 / 45$ | $0 / 45$ |
|  | DIP | $0 / 287$ | $0 / 77$ | $0 / 77$ |
|  | QFP | $0 / 45$ | $0 / 45$ | $0 / 45$ |
| HMCS414 | DIP | $0 / 77$ | $0 / 77$ | $0 / 77$ |
|  | QFP | $0 / 45$ | $0 / 45$ | $0 / 45$ |

Table 9. High Temp. Low Temp. Storage (HMCS400 Series)
(1) High Temp. Storage (Condition : $150^{\circ} \mathrm{C}$ )

| Device Type | Package | $\mathbf{1 6 8} \mathbf{h r s}$ | $\mathbf{5 0 0} \mathbf{h r s}$. | $\mathbf{1 0 0 0} \mathbf{~ h r s .}$ |
| :--- | :--- | :--- | :--- | :--- |
| HMCS404 | DIP | $0 / 22$ | $0 / 22$ | $0 / 22$ |
|  | QFP | $0 / 22$ | $0 / 22$ | $0 / 22$ |
| HMCS408 | DIP | $0 / 22$ | $0 / 22$ | $0 / 22$ |
|  | QFP | $0 / 22$ | $0 / 22$ | $0 / 22$ |
| HMCS414 | DIP | $0 / 22$ | $0 / 22$ | $0 / 22$ |

(2) Low Temp. Storage (Condition: $-55^{\circ} \mathrm{C}$ )

| Device Type | Package | $\mathbf{1 6 8} \mathbf{h r s}$. | $\mathbf{5 0 0} \mathbf{h r s}$. | $\mathbf{1 0 0 0} \mathbf{~ h r s .}$ |
| :--- | :--- | :--- | :--- | :--- |
| HMCS404 | QFP | $0 / 22$ | $0 / 22$ | $0 / \mathbf{2 2}$ |
| HMCS408 | DIP | $0 / 22$ | $0 / 22$ | $0 / 22$ |
|  | QFP | $0 / 22$ | $0 / 22$ | $0 / 22$ |
| HMCS414 | DIP | $0 / 22$ | $0 / 22$ | $0 / 22$ |

### 3.2.3 4-bit ZTAT

Table 10. Dynamic Life Test (ZTAT)
(Condition: $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{Ta}=125^{\circ} \mathrm{C}$ )

| Device Type | Package | Sample Size | Component Hours | Failures |
| :--- | :--- | :--- | :--- | :--- |
| HD4074008 | DIP (ceramic) | 55 | 55,000 | 0 |
|  | DIP | 55 | 55,000 | 0 |
| HD4074408 | DIP (ceramic) | 55 | 55,000 | 0 |
|  | DIP | 100 | 100,000 | 0 |
|  | QEP | 32 | 32,000 | 0 |

Table 11. Moisture Resistance (ZTAT)
(1) High Temp. High Humidity Storage

| Device Type | Package | Condition | 168 hrs. | 500 hrs. | 1000 hrs. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| HD4074008 | DIP | 65 ${ }^{\circ} \mathrm{C} 95 \% \mathrm{RH}$ | 0/77 | 0/77 | 0/77 |
|  | QFP | $65^{\circ} \mathrm{C} 95 \% \mathrm{RH}$ | 0/55 | 0/55 | 0/55 |
|  |  | $85^{\circ} \mathrm{C} 95 \% \mathrm{RH}$ | 0/49 | 0/49 | 0/49 |
| HD4074408 | DIP | $65^{\circ} \mathrm{C} 95 \% \mathrm{RH}$ | 0/116 | 0/116 | 0/116 |
|  | QFP | $65^{\circ} \mathrm{C} 95 \% \mathrm{RH}$ | 0/45 | 0/45 | 0/45 |
|  |  | 85 ${ }^{\circ} \mathrm{C} 95 \% \mathrm{RH}$ | 0/26 | 0/26 | 0/26 |

(2) Pressure Cooker Test
(Condition: $\left.121^{\circ} \mathrm{C}, 2 \mathrm{~atm}.\right)$

| Device Type | Package | $\mathbf{4 0} \mathbf{h r s}$. | $\mathbf{6 0} \mathbf{h r s}$. | $\mathbf{1 0 0} \mathbf{h r s}$. |
| :--- | :--- | :--- | :--- | :--- |
| HD4074008 | DIP | $0 / 22$ | $0 / 22$ | $0 / 22$ |
|  | QFP | $0 / 22$ | $0 / 22$ | $0 / 22$ |
|  | DIP | $0 / 45$ | $0 / 45$ | $0 / 45$ |
|  | QFP | $0 / 22$ | $0 / 22$ | $0 / 22$ |

Table 12. Temperature Cycling (ZTAT)
(Condition: $-55^{\circ} \mathrm{C} \sim 150^{\circ} \mathrm{C}$ )

| Device Type | Package | $\mathbf{1 0}$ cycles | $\mathbf{1 0 0}$ cycles | $\mathbf{2 0 0}$ cycles |
| :--- | :--- | :--- | :--- | :--- |
| HD4074008 | DIP | $0 / 150$ | $0 / 45$ | $0 / 45$ |
|  | QFP | $0 / 100$ | $0 / 45$ | $0 / 45$ |
| HD4074408 | DIP | $0 / 120$ | $0 / 45$ | $0 / 45$ |
|  | QFP | $0 / 130$ | $0 / 45$ | $0 / 45$ |

Table 13. High Temp. Low Temp. Storage (ZTAT)
(1) High Temp. Storage
(Condition: $150^{\circ} \mathrm{C}$ )

| Device Type | Package | $\mathbf{4 8}$ hrs. | $\mathbf{1 6 8} \mathbf{~ h r s .}$ | $\mathbf{5 0 0}$ hrs. | $\mathbf{1 0 0 0}$ t.rs. |
| :--- | :--- | :--- | :--- | :--- | :--- |
| HD4074008 | DIP (ceramic) | $0 / 221$ | $0 / 35$ | $0 / 35$ | $0 / 35$ |
|  | DIP | $0 / 79$ | $0 / 79$ | $0 / 79$ | $0 / 79$ |
|  | QFP | $0 / 189$ | $0 / 45$ | $0 / 45$ | $0 / 45$ |
| 4074408 | DIP (ceramic) | $0 / 255$ | $0 / 104$ | $0 / 104$ | $0 / 104$ |
|  | DIP | $0 / 260$ | $0 / 44$ | $0 / 44$ | $0 / 44$ |
|  | QFP | $0 / 103$ | $0 / 32$ | $0 / 32$ | $0 / 32$ |

(2) Low Temp. Storage
(Condition : -55 C )

| Device Type | Package | $\mathbf{1 6 8} \mathbf{~ h r s .}$ | $\mathbf{5 0 0} \mathbf{h r s}$. | $\mathbf{1 0 0 0} \mathbf{h r s .}$ |
| :--- | :--- | :--- | :--- | :--- |
| HD4074008 | DIP | $0 / 22$ | $0 / 22$ | $0 / 22$ |
|  | QFP | $0 / 22$ | $0 / 22$ | $0 / 22$ |
| HD4074408 | DIP | $0 / 22$ | $0 / 22$ | $0 / 22$ |
|  | QFP | $0 / 22$ | $0 / 22$ | $0 / 22$ |

Table 14. Mechanical and Environment Test Results (HMCS400 Series)

|  |  | DIP |  | QFP |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Test Item | Condition | Samples | Failures | Samples | Failures |
| Thermal Shock | $0^{\circ} \mathrm{C} \sim 100^{\circ} \mathrm{C}, 10$ cycles | 210 | 0 | 150 | 0 |
| Soldering Heat | $260^{\circ} \mathrm{C}, 10 \mathrm{sec}$ | 246 | 0 | 86 | 0 |
| Solderability | $230^{\circ} \mathrm{C}, 5 \mathrm{sec}$, Rosin flux | 132 | 0 | 88 | 0 |
| Salt Water Spray | $35^{\circ} \mathrm{C}, \mathrm{NaCl} 5 \%, 24 \mathrm{hrs}$ | 110 | 0 | 66 | 0 |
| Drop Test | 75 cm, maple board 3 times | 44 | 0 | 40 | 0 |
| Lead Integrity | Streching, $250 \mathrm{~g}, 30$ sec. | 60 | 0 | 40 | 0 |
|  | Banding, $225 \mathrm{~g}, 90^{\circ}, 3$ times | 160 | 0 | 22 | 0 |

## 4. Precaution

### 4.1 Storage

It is preferable to store semiconductor devices in the following ways to prevent detrioration in their electrical characteristics, solderability, and appearance, or breakage.
(1) Store in an ambient temperature of 5 to $30^{\circ} \mathrm{C}$, and in a relative humidity of 40 to 60\%.
(2) Store in a clean air environment, free from dust and active gas.
(3) Store in a container which does not induce static electricity.
(4) Store without any physical load.
(5) If semiconductor devices are stored for a long time, store them in the unfabricated form. If their lead wires are formed beforehand, bent parts may corrode during storage.
(6) If the chips are unsealed, store them in a cool, dry, dark, and dustless place. Assemble them within 5 days after unpacking. Storage in nitrogen gas is desirable. They can be stored for 20 days or less in dry nitrogen gas with a dew point at $-30^{\circ} \mathrm{C}$ or lower. Unpacked devices must not be stored for over 3 months.
(7) Take care not to allow condensation during storage due to rapid temperature changes.

### 4.2 Transportation

As with storage methods, general precautions for other electronic component parts are applicable to the transportation of semiconductors, semicoductor-incorporating units and other similar systems. In addition, the following considerations must be given, too:
(1) Use containers or jigs which will not induce static electricity as the result of vibration during transportation. It is desirable to use an electrically conductive container or aluminium foil.
(2) In order to prevent device breakage from clothes-induced static electricity, workers should be properly grounded with a resistor while hadling devices. The resistor of about 1 M ohm must be provided near the worker to protect from electric shock.
(3) When transporting the printed circuit boards on which semiconductor devices are mounted, suitable preventive measures against static electricity induction must be taken; for example, voltage builtup is prevented by shorting terminal circuit. When a belt conveyor is used, prevent the conveyor belt from being elec-
trically charged by applying some surface treatment.
(4) When transporting semiconductor devices or printed circuit boards, minimize mechanical vibration and shock.

### 4.3 Handing for Measurement

Avoid static electricity, noise and surge-voltage when semiconductor devices are measured. It is possible to prevent breakage by shorting their terminal circuits to equalize electrical potential during transportation. However, when the devices are to be measured or mounted, their terminals are left open to provide the possibility that they may be accidentally touched by a worker, measuring instrument, work bench, soldering iron, belt conveyor, etc. The device will fail if it touches something which leaks current or has a static charge. Take care not to allow curve tracers, synchroscopes, pulse generators, D.C. stabilizing power supply units etc. to leak current through their terminals or housings.

Especially, while the devices are being tested, take care not to apply surge voltage from the tester, to attach a clamping circuit to the tester, or not to apply any abonormal voltage through a bad contact from a current source.

During measurement, avoid miswiring and short-circuiting. When inspecting a printed circuit board, make sure that no soldering bridge or foreign matter exists before turning on the power switch.

Since these precautions depend upon the types of semiconductor devices, contact Hitachi for further details.

### 4.4 Soldering

### 4.4.1 Methods and Standard Conditions for Soldering

Table 15 lists the major methods for soldering surface mount packages. The methods can be grouped into two broad categories: partial heat application methods whereby the outer leads are heated, and overall heat application methods by which the PCB assembly including the packages, are heated.
The standard conditions with brief descriptions of each method are given in 4.4.1.1 and 4.4.1.2. When selecting the best method, consider all advantages and disadvantages. Refer to the recommended method in 4.4.2 for each particular package type.

## Reliability Test Data of Microcomputer

Table 15. Methods for Soldering Surface Mount Packages

|  | Method Name | Setup | Refer- <br> ence |
| :--- | :---: | :---: | :---: | :---: |
| Partial <br> Heat <br> Appli- <br> cation <br> Methods | Manual soldering | Pulse heater solder <br> soldering | 4.2 .1 |

### 4.4.1.1 Partial Heat Application Methods

Manual Soldering: A package is fixed to the predetermined position with flux or adhesive. With the package held in place, the leads are soldered. A pointed tip iron at $350^{\circ} \mathrm{C}$ is used with solder in narrow wire form
typically 0.5 Mm or less in diameter. Soldering time should be three seconds or less per pin. Table 16 shows typical processes for soldering an OFP.

Table 16. Typical Processes for OFP Soldering

| Presoldering Procedure |  |
| :--- | :--- | :--- |
| Index | 1. Solder-sip the footprint on the board. <br> 2. Remove all bridges developed in dipping. |
| Foldering application | 1. Align the index markings. <br> 2. Place a package on the footprint. <br> 3. Check that the leads on four sides have been <br> placed accurately on the footprint. |
| 4. Fix four corners of the package by soldering. |  |
| Any bridges between leads may be left as |  |
| they are. |  |

## Reliability Test Data of Microcomputer

Pulse Heater Soldering: (source: Textbook for Internepcon JAPAN Seminar No 10, Jan. 26, 1985). A pulse current is allowed to flow in a heater chip (collet). As Joule heat develops and flows in the chip, a prepared solder piece is melted instantaneously and pressed onto the required position by the chip. This method is noted for a minimum rise in temperature of
the entire package, but may not be suitable for mass production. It is suited for packages with their leads extending outward (gull-wing type), but not for those with leads bent inward (J-bend leads). Figure 13 shows typically structures of heater chips, and Table 17 lists representative conditions for pulse heater soldering.


Figure 3. Typical Heater Chip Structures

Table 17. Typical Conditions for Pulse Heater Soldering

| Item | Condition |
| :--- | :--- |
| Heating temperature | $100-260^{\circ} \mathrm{C}$ |
| Heating Time | $5-10 \mathrm{sec}$. |
| Cooling Time | $5-10 \mathrm{sec}$. |
| Soldering Pressure | $8-28 \mathrm{~kg}^{*}$ |
| Stroke | 50 mm |

*: From a compressed-air source of $4 \mathrm{~kg} / \mathrm{cm}^{2}$

Hot Air Soldering: Air or nitrogen gas is heated, and hot blasts are applied through a nozzle to melt-solder devices in place. This method requires gas at high flow rates because gas as a heat medium has low
thermal conductivity and heat capacity. It is difficult to apply hot air under stabilized conditions. Figure 4 sketches a hot air soldering setup, and table 18 lists typical conditions for hot air soldering.


Figure 4. Setup for Hot Air Soldering

Table 18. Typical Conditions for Hot Air Soldering

| Item | Condition |
| :--- | :--- |
| Hot Air temperature | $230-260^{\circ} \mathrm{C}$ |
| Air Flow Rate | $25-30 \ell / \mathrm{min}$. |
| Soldering Time | $3-10 \mathrm{~s}$ |
| Cooling Time | $5-10 \mathrm{~s}$ |

*: Duration of hot air application

## Reliability Test Data of Microcomputer

Laser Soldering: (source: Textbook for Internepcon JAPAN Seminar No. 10, Jan. 26, 1985) A laser beam is applied to the target position to melt solder. Laser sources include a ruby type, YAG (yttrium aluminum garnet) type, glass-fixed laser, and $\mathrm{CO}_{2}$ (carbon dioxide gas) laser. Currently, $\mathrm{CO}_{2}$ and YAG lasers are used. Table 19 compares the characteristics of the two laser types. The YAG laser may be more suitable than the
$\mathrm{CO}_{2}$ type since is provides higher heat exchange effectiveness over the metal surface to be soldered and a lower absorption factor for the board than the $\mathrm{CO}_{2}$ laser.
Figure 5 illustrates a typical YAG laser soldering arrangement. The YAG laser output in continuous oscillation is from 50 W to 600 W depending on the lamp capacity and the volume of YAG crystal.

Table 19. Comparing the $\mathbf{C O}_{2}$ Laser and YAG Laser Characteristics

|  | Polyimide Substrate | Tin-lead Solder | Initial Investment | Laser Efficiency |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{CO}_{2}$ Laser | $2 \%$ in reflection factor <br> (98\% in absorption factor) | $74 \%$ in reflection factor <br> $(26 \%$ in absorption factor) | 1 | $20-25 \%$ |
| YAG Laser | $27 \%$ in reflection factor <br> $(73 \%$ in absorption factor) | $21 \%$ in reflection factor <br> $(79 \%$ in absorption factor) | 2 | $1 \%$ |
| $(1.06 \mu \mathrm{~m})$ |  |  |  |  |



Figure 5. Typical YAG Laser Soldering Arrangement

### 4.4.1.2 Overall Heat Application Methods

Infrared Reflow Soldering: The infrared ray from a halogen lamp is condensed by a reflecting mirror into a hot beam for soldering. Because both point and line ray sources can be used, this method allows a large number of packages to be soldered at the same time. It is therefore suitable for mass production.

Infrared rays are divided into three groups: far infrared radiation ( $\gamma=5.6-1000 \mu \mathrm{~m}$ ), intermediate infrared radiation ( $\gamma=1.5-5.6 \mu \mathrm{~m}$ ) and near infrared radiation ( $\gamma 0.7-1.5 \mu \mathrm{~m}$ ). In many infrared ray reflow soldering setups, the preliminary heater emits far infrared (or intermediate) rays infrared and the main heater releases near infrared (or immediate) rays.

Reflow conditions vary with the package shape, board configuration and soldering equipment. Figure 6 shows an example of infrared ray reflow soldering conditions for IC/LSI packages. The temperature measurement point in infrared reflow soldering varies depending on the package type and application chip. At Hitachi, the criteria for determining the position are set forth as follows:


Figure 6. Typical Conditions for Infrared Reflow Soldering

- For temperature measurement on the package surface, the measuring position is a MOS package that incorporates a relatively large chip.
- For measurement on the board or lead surfaces, the measuring position is a bipolar package that incorporates a relatively small chip.
- Where MOS and bipolar packages coexist, the temperature is to be measured on MOS package surfaces.

Since plastic molded surface mount packages are black, the portion exposed to infrared rays readily absorbs heat, boosting the temperature of that portion higher than that of the leads. This problem is bypassed by two measures: cooling the package during reflowing, or placing a white metal reflector on the surface of the package to subdue the energy absorption and created a lower temperature inside the package. Figure 7 illustrates a typical temperature profile when a reflector is used.


Figure 7. Typical Temperature Profile with Reflector Used


Figure 8. Example of Temperature Profile

Table 20. Typical Reflow Conditions

|  | CMPAK, MPAK, MPAK-4, <br> FPAK, UPAK | DPAK |
| :--- | :--- | :--- | | Item | $230-260^{\circ} \mathrm{C}$ (reference solder melting <br> point $+50^{\circ} \mathrm{C}$ ) | $220^{\circ} \mathrm{C} \mathrm{max}$. |
| :--- | :--- | :--- |
| Soldering Temperature (board <br> temperature) | $15-20 \mathrm{sec}$. | $40 \mathrm{s.max}$. |
| Soldering Time | $100-150^{\circ} \mathrm{C}$ | $160^{\circ} \mathrm{C}$ |
| Preheating Temperature | $2-5 \mathrm{~min}$. | 5 min. |
| Preheating Time |  |  |

Vapor Phase Reflow Soldering: A special high boiling point solvent (for example fluorocarbon type) is heated to generate a vapor layer. As the entire board is passed through the layer, the latent heat of vaporation causes the solder to reflow. This method offers the following advantages:

- The temperature can be kept constant. Since the solvent vapor is used, the reflow temperature is determined by the boiling point of the solvent to eliminate the likelihood of overheating.
- Damage to components and boards can be avoided due to virtually uniform thermal conduction regardless of the configuration of the solderable assemblies.
- Numerous components of different shapes can be subjected to simultaneous reflow soldering. The use of solvent vapor permits reflow soldering at multiple positions simultaneously that eliminate most constraints from different component shapes. This feature applies particularly to J-bend type devices whose leads are partially located under the package.
- The inert reflow atmosphere prevents solder oxidation or flux baking. Any residual flux can be readily removed by conventional techniques.

Figure 9 shows typical conditions for vapor phase reflow soldering.


Figure 9. Typical Conditions for Vapor Phase Reflow Soldering

Table 21. Properties of Solvents for Vapor Phase Reflow Soldering (source: manufacturers catalogs)

| Product Name | FC-70 | FC 5311 | GALDEN LS230 | GALDEN HS260 |
| :---: | :---: | :---: | :---: | :---: |
| Manufacturer | 3M (U.S.A.) | ISC Chemical (UK) | Montefluos S.P.A. (Italy) | Montefluos S.P.A. (Italy) |
| Distributor | Sumitomo 3M | Sumitomo 3M | Montedison Japan | Montedison Japan |
| Molecular Formula | $\begin{aligned} & \left(\mathrm{C}_{5} \mathrm{~F}_{11}\right)_{3} \mathrm{~N} \\ & \text { Tributylamine } \end{aligned}$ |  | $\begin{gathered} \mathrm{CF}_{3} \\ \mathrm{CF}_{3}-\left(0-\mathrm{CF}_{3}-\mathrm{CF}_{2}\right) \mathrm{n}-\left(0-\mathrm{CF}_{2}\right) \mathrm{m}-\mathrm{OCF}_{3} \\ \text { Perfloralkyl-polyether } \end{gathered}$ |  |
| Molecular Weight | 820 | 624 | 800 | 900 |
| Boiling Point ( ${ }^{\circ} \mathrm{C}$ ) | 215 | 215 | 220-235 | 250-265 |
| Specific Gravity ( $\mathrm{g} / \mathrm{m}$ ) | 1.94 | 2.03 | 1.824 | 1.840 |
| Vapor Pressure ( mmHg ) | <0.1 | <0.1 | $5 \times 10^{-3}$ | $5 \times 10^{-4}$ |
| Specific Heat (cal/ ${ }^{\circ} \mathrm{C} . \mathrm{g}$ ) | 0.25 | 0.25 | 0.24 | 0.24 |
| Thermal Conductivity (cal/g. ${ }^{\circ} \mathrm{C} . \mathrm{s}$ ) | $1.6 \times 10^{-4}$ | $1.26 \times 10^{-4}$ | $1.67 \times 10^{-4}$ | $1.67 \times 10^{-4}$ |
| Surface Tension (dyne/cm) | 18 | 19 | 18 | 18 |
| PFIB Generation | Less than 5 ppm in solvent, less than 0.03 ppm at opening | <1 ppb | $<0.5 \mathrm{ppb}$ | $<0.5 \mathrm{ppb}$ |

## Reliability Test Data of Microcomputer

Figure 10 sketches two types of vapor phase reflow soldering equipment (in-line and batch type), and table 9 lists the properties of solvents available for vapor phase reflow soldering. The in-line type is suited for mass production, and the batch type for low or medium production as well as for research and development purposes. Both types need adequate ventilation during operation. Consult the equipment manufacturer, material vendor and appropriate occupational operating standards for ventilation requirements.

Dip Soldering: A package is fixed temporarily on the board by adhesive. With the component side facing
downward, the package is passed through molten solder. Figure 11 depicts the process flow for dipsoldering 18 - and 28 -pin MSPs. Compared with reflow methods, this method exerts extremely high thermal stress on semiconductor chips. Adverse effects from the stress should be avoided by providing a preheating zone to soften thermal shock and minimizing the soldering time. Figure 12 shows a typical temperature profile for dip soldering.


Figure 10. Vapor Phase Reflow System


Figure 11. Flow of Process for Solder-Dipping 18- and 28-Pin MSPs


Figure 12. Temperature Profile of Solder-Dipped Soldering

Furnace Soldering: (source: technical information from Senju Metal Co.) The PCB is placed on a thin heat resistant belt. As the PCB advances, the belt is heated from below by hot plates to reflow the solder. This method provides high processing capacity, and the equipment required is relatively inexpensive. This
method, however, is not suitable for boards with low resistance to heat, poor thermal conductivity or complicated shapes. Figure 13 outlines a typical furnace soldering setup, and Figure 14 depicts a typical temperature profile of this method.


Figure 13. Furnace Soldering Setup


Figure 14. Typical Temperature Profile of Furnace Soldering

### 4.4.2 Recommended Mounting Methods for Each Package Type

Table 22 lists the recommended mounting methods for each of the package types now on the market.
When determining conditions for the mounting method selected, refer to the temperature profile examples in 4.2 and the notes in 4.4. The symbols used in the table have the following meanings:

O (suitable): Use this method by considering the temperature profile inside the package, temperature rise gradient, change in soldering conditions, and solderability.
$\times$ (unsuitable): Do not use this method.
The soldering methods are divided into the three groups above with emphasis placed on thermal stress on components and solderability. Productivity and the costs also be analyzed.

Notice that methods are recommended for each package type. Where different package types coexist, select the soldering method suitable for the package type most vulnerable to thermal stress

Table 22. Recommended Mounting Methods for Each Package

| Mounting Methods |  | IC/LSI Packages |  |  |  |  |  | Discrete Packages |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | QFP <br> (plastic) | SOP | MSP | $\begin{aligned} & \hline \text { PLCCI } \\ & \text { SOJ } \end{aligned}$ | QFP (ceramic) | LCC | MPAK | UPAK | FPAK | DPAK | LLD | SRP |
|  | Manual Soldering | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $x$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0 |
|  | Pulse Heater Soldering | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ | $\bigcirc$ | $\times$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | Hot Air Soldering | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0 | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | Laser Soldering | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ | $\bigcirc$ | 0 | O | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | Infrared Reflow <br> Soldering | 0 | 0 | 0 | $\bigcirc$ | 0 | 0 | $\bigcirc$ | 0 | $\bigcirc$ | 0 | 0 | 0 |
|  | Vapor Phase Reflow Soldering | 0 | $\bigcirc$ | $\bigcirc$ | 0 | 0 | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0 | $\bigcirc$ | 0 |
|  | Dip-soldering | $\times$ | Note 1 | Note 2 | $\times$ | $\times$ | $\times$ | O | O | $\bigcirc$ | $\times$ Note 3 | $\bigcirc$ | $\bigcirc$ |
|  | Furnace Soldering | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0 | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

Notes: 1. Recommended for SOPs with 20 pins or less, but unsuitable for SOPs with 24 or 28 pins.
2. Recommended, or possible for MSPs with 44 or more pins.
3. Methods indicated as unsuitable may apply depending on the specific product. For more information, consult your Hitachi representative.
4. $(O$ : Suitable; $x$ : Unsuitable)

## Reliability Test Data of Microcomputer

### 4.5 Removing Residual Flux

To ensure the reliability of electronic systems, residual flux must be removed from circuit boards. Detergent or ultrasonic cleaning is usually applied. If chloric detergent is used for the plastic molded devices, package corrosion may occur. Since cleaning over extended periods or at high temperatures will cause swollen chip coating due to solvent
permeation, select the type of detergent and cleaning condition carefully. Lotus Solvent and Dyfron Solvent are recommended as a detergent. Do not use any trichloroethylene solvent. For ultrasonic cleaning, the following conditions are advisable:

- Frequency: 28 to 29 kHz (to avoid device resonation)
- Ultrasonic output: $15 \mathrm{~W} / \ell$
- Keep the devices out of direct contact with the power generator.
- Cleaning time: Less than 30 seconds


## ZTAT MCU On-Chip PROM Characteristics and Precautions

Principles of Programming/Erasing: The ZTAT micros' memory cells are the same as an EPROM's. Therefore they are programmed by applying high voltage to control gates and drains, which injects hot electrons into the floating gate. They are stable, surrounded by an energy varrier of $\mathrm{SiO}_{2}$ film. Such a cell becomes a 0 bit due to the memory threshold voltage change. A cell with no condensed electrons at its floating gate appears as a 1 bit (figure 15).

The electron charge in memory cells may
decrease as time goes by. This can be caused by:

- Ultraviolet light: discharged by photoemitted electrons (erasure principle)
- Heat: discharged by thermal emitted electrons
- High voltage: discharged by a high electric field at the control gate or drain

If the oxide film covering a floating gate is defective, the erasure rate is great. Normally, electron erasure does not occur, because such defective devices are found and removed during testing.


Figure 15. Cross-section of EPROM Memory Cell

Programming Precautions: The EPROM memory cells should be programmed under specific voltage and timing conditions. The higher the program voltage and the longer the program pulse is applied, the more electrons will be injected into the floating gate. However, if an overvoltage is applied to $\mathrm{V}_{\mathrm{PP}}$, the p-n junction may be permanently damaged. Pay particular attention to PROM programmer overshoot. Negative voltage noise will cause a parasitic transistor effect, which may reduce break-down voltage.

The ZTAT micros are connected electrically to the PROM programmer through a socket adapter. Therefore, pay attention to the following:

- Confirm that the socket adapter is firmly fixed on the PROM programmer.
- Do not touch the socket adapter or the LSI during programming.
- Misprogramming can be caused by poor contacts.

On-Chip EPROM Reliability after Programming: Generally, semiconductors are reliable except for initial failures. Parts can be screened to avoid failures. Exposure to high temperature is a kind of screening which removes PROM memory cells with data hold failures in a short time. This is done to the ZTATs in the wafer stage, so ZTAT data hold characteristics are high. Exposing the LSI to $150^{\circ} \mathrm{C}$ after user programming can effectively upgrade these characteristics. Figure 16 shows the recommended screening flow.


* Exposure time is the time after the temperature in heater reaches $150^{\circ} \mathrm{C}$.

Note: If programming errors occur continuously during programming with one PROM programmer, stop programming and check the PROM programmer or socket adapter.
If trouble occurs in verification after programming, or after exposure to high temperatures, please inform a Hitachi engineer.

Figure 16. Recommended Screening Flow

## Program Development Procedure and Support Systems

## 1. General Description

The cross assembler and the hardware emulator using various types of computers are prepared by Hitachi as supporting systems to develop the user's programs. User programs are mask programmed into the ROM and shipped as LSI by Hitachi. Figure 1
shows the typical program design procedure and Table 1 shows the system development support tools for HMCS 40 and HMCS 400 series microcomputers which are used in these processes.


Figure 1. Program Design Procedure

## (Description)

(1) When the user programs the system, predetermined functions are assigned to the I/O pins and the RAM area is estimated before actual programming.
(2) A flowchart is designed to achieve the predetermined functions.
(3) The coded flowchart is written onto floppy disk using HMCS 400 series mnemonic code to make a source program.
(4) The source program is assembled using host computer to generate the object program. Errors during the assembling are also detected.
(5) Hardware emulation is performed to check the program. Hitachi provides the emulator, which may be connected to
host computers such as an IBM PC, for debugging, as well as the piggyback microcomputer and EPROM on chip microcomputers to verify the program.
(6) The completed program is sent to Hitachi in the form of EPROMs along with the appropriate "Ordering Specifications", "Marking Option", and "Mask Option List" documents.
(7) The ROM and mask options are masked by the company, LSI is tentatively produced and the sample is handed to the user. After the user has evaluated the sample and confirmed that the program is correct, mass production can be started.

## Development Flowchart

Single chip microcomputer device is developed according to the following flowchart after program development.


Note: Please send in 1, 2, and 3 at ROM ordering, and send back 4, 5 after approving.

|  | Description | Part No. | HMCS402\|404 408/412|424i HD4074408 | HD404019 HD4074019 | $\begin{gathered} \text { HD404302 } \\ \text { HD4074308* } \end{gathered}$ | HD4074408 HD404418 HD4074418 | $\begin{aligned} & \text { HD404508* } \\ & \text { HD4074509* } \end{aligned}$ | HD404608 HD4074608 | $\begin{gathered} \text { HD404678 } \\ \text { HD4074678* } \end{gathered}$ | HD404708 HD404709 HD4074709 | HD404808 <br> HD4074808 <br> HD40L4808 <br> HD407L4808 | HD404918 HD404919 | LCD III (HD44790) (HD44795) | $\stackrel{\text { LCDIV }}{\text { (HD613901) }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Emulator | H400CMIX2 ${ }^{(1)}$ (HS408EMLO2H) 1 | - |  |  |  |  |  |  |  |  |  |  |  |
|  |  | HS440EML01H ${ }^{(1)}$ |  |  |  | - |  |  |  |  |  |  |  |  |
|  |  | HS40LEMLOTH ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  | - | - |
|  | Emulator unit | HS400EUAOTH ${ }^{(1)}$ |  | - | - |  |  | - | - | - | - | - |  |  |
|  | Target probe | -HS409ETAOO1H2] |  | - |  |  |  |  |  |  |  |  |  |  |
|  |  | *HS430ETAO1H ${ }^{(2)}$ |  |  | - |  |  |  |  |  |  |  |  |  |
|  |  | *HS450ETA01H ${ }^{(2)}$ |  |  |  |  | - |  |  |  |  |  |  |  |
|  |  | HS460ETA01H ${ }^{(2)}$ |  |  |  |  |  | - |  |  |  |  |  |  |
|  |  | *HS467ETA01 ${ }^{(12)}$ |  |  |  |  |  |  | - |  |  |  |  |  |
|  |  | HS470ETA01H(2) |  |  |  |  |  |  |  | - |  |  |  |  |
|  |  | HS480ETAO1H(2) |  |  |  |  |  |  |  |  | - |  |  |  |
|  |  | *HS491F.TAOM ${ }^{\text {H2] }}{ }^{\text {(2) }}$ |  |  |  |  |  |  |  |  |  | - |  |  |
|  | User system interface cable | HS400ECA8OH |  | - |  |  | - | - | - | - | - |  |  |  |
|  |  | *HS430ECD42H |  |  | - |  |  |  |  |  |  | - |  |  |
|  |  | -HS470ECS64H |  | - |  |  |  |  |  | - |  |  |  |  |
|  | Programming Socket Adapter | HS408ESS 11H $^{(3)}$ | - |  |  |  |  |  |  |  |  |  |  |  |
|  |  | HS408ESF01H(4) | - |  |  |  |  |  |  |  |  |  |  |  |
|  |  | HS408ESF03H(5) | - |  |  |  |  |  |  |  |  |  |  |  |
|  |  | HS409ESS $1 \mathrm{H}^{(3)}$ |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | *HS409ESF01 ${ }^{(4)}$ |  | - |  |  |  |  |  |  |  |  |  |  |
|  |  | *HS409ESH01H ${ }^{(5)}$ |  | - |  |  |  |  |  |  |  |  |  |  |
|  |  | *HS430ESDO1H ${ }^{(3)}$ |  |  | - |  |  |  |  |  |  |  |  |  |
|  |  | HS448ESS $11 \mathrm{H}^{(3)}$ |  |  |  | $\bullet$ |  |  |  |  |  |  |  |  |
|  |  | HS440ESFO1H(4) |  |  |  | - |  |  |  |  |  |  |  |  |
|  |  | HS440ESF03H ${ }^{(5)}$ |  |  |  | $\bullet$ |  |  |  |  |  |  |  |  |
|  |  | *HS450ESFO1 ${ }^{(4)}$ |  |  |  |  | $\bullet$ |  |  |  |  |  |  |  |
|  |  | HS460ESF01H ${ }^{(4)}$ |  |  |  |  |  | - |  |  | - |  |  |  |
|  |  | HS460ESH01H ${ }^{(5)}$ |  |  |  |  |  | - |  |  | - |  |  |  |
|  |  | *HS467ESH01H(5) |  |  |  |  |  |  | - |  |  |  |  |  |
|  |  | HS470ESS $11 H^{(3)}$ |  |  |  |  |  |  |  | $\bullet$ |  |  |  |  |
|  |  | HS470ESF01H(4) |  |  |  |  |  |  |  | - |  |  |  |  |
|  |  | HS470ESH014 ${ }^{(5)}$ |  |  |  |  |  |  |  | - |  |  |  |  |
|  | Assembler (IBM PC) | AS400PUTIISF(6) | - | - | - | - | - | - | - | - | - | - |  |  |
|  |  | AS40PUTIISFF6) |  |  |  |  |  |  |  |  |  |  | - | $\bullet$ |
|  | Simulator (IBM PC) | S400SIMPC(10) | $\bullet$ | $\bullet$ | - | $\bullet$ | - | - | - | - | - | - |  |  |
|  | * Under deve!.opment <br> Notes: (1) All emulators and emulator units include RS-232C port for connection to IBM PC. <br> (2) Requires HS400EUAO1H emulator unit and applicable user system interface cable. <br> (3) For dual inline package (DIP). <br> (4) For rectangular outline quad flat package (QFP). <br> (5) For square outline quad flat package (OFP). <br> (6) Developed by one of Hitachi's overseas engineering subsidiaries. |  |  |  |  |  |  |  |  |  |  |  |  |  |

## 2. Emulator

## Emulator for 4-bit Single-Chip General-Purpose Microcomputer:

The emulator for 4 -bit single-chip generalpurpose microcomputers is an incircuit emulator to develop application systems incorporating a 4 -bit single-chip microcomputer. The emulator efficiently supports system development in both software and hardware, as well as software debugging.

## Features

- Effective as a software development system, as well as helping hardware development with a user prototype system connected.
- Efficient development enabled by various kinds of emulation commands.
- Memory address corresponding to the microcomputer internal ROM (Mask ROM), or EPROM, can be switched to the RAM on the emulator (described as "User RAM") or to EPROM for emulation.
- Allows easy serial interface selection (setting interface levels, baud rate).
- HMCS series mask option functions can be used by manual operation during emulation.


## Functions

- Real-time execution

Executes a user program from the address specified until 1 or 2 occurs.

1. A breakpoint is detected.
2. The RESET or ABORT switch is pressed.

- Single-step execution

Executes an instruction at the address specified, and displays contents of the MCU register, RAM, or I/O port. Sequential execution is possible.

- Real-time trace Executes a user program in real-time while tracing the user program address, data, interrupt generation, and contents of 8-bit data detected by external probes.
- Sets, displays, and cancels breakpoint Breakpoints can be set in the following modes.

1. Address specified
2. Pattern detected by external probes
3. Opcode specified
4. Number of execution cycles after the above conditions are detected.
Note. Combination of 1-3 can be set for 4 points. 4 can be set for 1 point.

- Coverage function (C0 coverage)
- Displays and modifies the object program and contents of the MCU register and RAM
- Line assemble

Writes an instruction to the address specified in mnemonic using CRT

- Line disassemble

Disassembles and displays the object program in the address range specified

## 4-bit Single-chip Microcomputer Supporting Systems

| Product to debug | Emulator only |
| :--- | :--- |
| HMCS402, HMCS404, | H400CMIX2 <br> HMCS408 |
| HMCS412, HMCS414,  <br> HMCS424  |  |
| HD4074008 |  |

## ZTAT Microcomputer

| Product to debug | Package | Maker | Socket adapter for <br> ZTAT Microcomputers |
| :--- | :--- | :--- | :--- |
| HD4074008 | DP-64S | DATA I/O | HS408ESS11H |
|  | FP-64 | HSTA I/O | HS408ESF01H |
| FP-64A | HS408ESF03H |  |  |

## Selected by a Host Computer

| Host Computer (manufacturer) | OS | Cross Assembier | Host Interface <br> Software Simulator |
| :---: | :---: | :---: | :---: |
| IBM PC or Compatibles | PC-DOS | AS400PUTI1SF | SUTLIBMPC** <br> S400SIMPC |
| **Included with Cross Assembler |  |  |  |
| Emulator Commands |  |  |  |
| Category | Command | Function |  |
| File management | L | Loads object program and loads symbol information |  |
|  | V | Verifies object program |  |
|  | P | Saves object program |  |
| Execution | G | Executes user program |  |
|  | S | Traces user program in single step |  |
| Setting break conditions | TR | Sets, displays and cancels combination break conditions |  |
|  | BR1 |  |  |
|  | BR2 |  |  |
|  | BR3 |  |  |
| Management of memory and registers | 1 | Displays and modifies program memory contents |  |
|  | ID | Dumps program memory contents |  |
|  | T | Transfers object program |  |
|  | C | Compares object progam |  |
|  | M | Displays and modifies data memory contents |  |
|  | MD | Dumps data memory contents |  |
|  | R | Displays and modifies register values |  |
|  | 10 | Displays and modifies I/O port contents |  |
|  | U | Sets and displays EPROM/user RAM |  |
| Support of debugging | Q | Displays real-time trace results |  |
|  | HE | Displays all emulator commands |  |
|  | A | Line assemble |  |
|  | DA | Disassemble |  |
|  | 0 | Searches for bit pattern |  |
|  | CO | Displays and clears coverage data |  |
|  | F | Sets and displays MCU clock mode |  |
|  | N | Designates transfer rate |  |

## Program Development Procedure and Support Systems

## Specifications

| Item | Emulator product No. |  |
| :---: | :---: | :---: |
|  | HS440EML01H | H400CMIX2 <br> (HS408EML02H) |
| Support clock | 8 MHz External clock | $\begin{aligned} & 0.4,0.8,1.14,1.6, \\ & 2,2.67,4,6.01,8 \\ & \mathrm{MHz} \text { External clock } \end{aligned}$ |
| Emulation memory | 16 kW | 8kW |
| Break | Combination break: 4 points PC break: Entire program memory area | Combination break: 4 points |
| Real-time trace capacity | 2047 cycles | 2048 cycles |
| Serial interface | RS-232C, TTL |  |
|  | 300, 1200, 4800, 960 | O, 19200 BPS |
| User interface (Support package) | DP-64S | $\begin{aligned} & \text { DP-64S } \\ & \text { DP-42 } \end{aligned}$ |
| Emulator dimension | W : 440 mm <br> L : 275 mm | W: 365 mm <br> $\mathrm{L}: 275 \mathrm{~mm}$ |



HMCS400 Series General Purpose Microcomputer Development Tools

## Program Development Procedure and Support Systems

## Emulator for 4-bit Single-chip AS Microcomputer:

The emulator for 4 -bit single-chip AS (Application Specific) microcomputers powerfully supports system development in software and hardware.

## Features

HS400EUA01H main features are as follows:

- Efficient development enabled by various kinds of emulation commands
- Adapts easily to different HMCS 400 series microcomputers by exchanging the target probe and user system interface cables. (Note that this cannot be used for developed emulator support products.)
- Contains emulator RAM (called "Program Memory") which includes a memory area corresponding to the HMCS400 series microcomputer internal ROM (Mask ROM) or EPROM
- Allows easy serial interface selection (setting interface levels, baud rate)
- Can evaluate the microcomputer mask option


## Functions

HS400EUA01H main functions are as follows:

- Executes the user program in real-time
- Sets breakpoints
-Combination breakpoints: 4 points (Can be specified with program counter, address/data bus, data memory information, external probe signal, pass count, etc.)
-PC breakpoints: Entire memory area (Can be specified with program counter)
- Displays trace results in trace stop mode without halting program execution
- Real-time trace

Memorizes and displays bus information and external signals before/after trace is stopped by breakpoints to a maximum of 2000 steps

- Symbolic debugging Debugs by symbolic information (break, trace)
- Execution time measurement Measures program execution time in microseconds to a maximum of one hour
- Line assemble Modifies memory contents in assembly languages
- Disassemble
- Single-step trace

Traces a user program and displays contents of the MCU register and data memory at the address specified after each instruction is executed.

- Displays and modifies register contents
- Displays and modifies contents of program memory and data memory
- Coverage function (C0 coverage)
- Self-diagnostic function


## Program Development Procedure and Support Systems

## AS Microcomputer Supporting Systems

| Product to debug | Package | Components |  |  | Socket adapter for ZTAT Microcomputer |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Emulator unit for HMCS 400 Series | Target Probe | User System interface Cable |  |
| $\begin{aligned} & \text { HD404608, } \\ & \text { HD4074608 } \end{aligned}$ | FP-80B | HS400EUA01H | HS460ETA01H | HS400ECA80H | HS460ESF01H |
|  | FP-80A |  |  |  | HS460ESH01H* |
| HD404708, HD404709, HD4074709 | DP-64S |  | HS470ETA01H | HS470ECS64H* | HS470ESS 11H |
|  | DC-64S |  |  | HS400ECA80H | HS470ESF01H |
|  | FP-64B |  |  |  | HS470ESH01H |
|  | FP-64A |  |  |  |  |
| $\begin{aligned} & \text { HD4074808, } \\ & \text { HD404808, } \\ & \text { HD407L4808, } \\ & \text { HD40L4808 } \end{aligned}$ | FP-80B |  | HS480ETA01H | HS400ECA80H | HS460ESF01H |
|  | FP-80A |  |  |  | HS460ESH01H |
| $\begin{aligned} & \text { HD404302, } \\ & \text { HD4074308 } \end{aligned}$ | DP-42 |  | HS430ETA01H | HS430ECD42H* | HS430ESD01H* |
| $\begin{aligned} & \hline \text { HD404678 } \\ & \text { HD4074678 } \\ & \hline \end{aligned}$ | FP-64A |  | HS467ETA01H* | HS400ECA80H | HS467ESH01H* |
| HD404019,HD4074019 | DP-64S |  | HS409ETA01H* | HS470ECS64H* | HS409ESS 11H |
|  | DC-64S |  |  | HS400ECA8OH | HS409ESF01H* HS409ESH01H* |
|  | FP-64B |  |  |  |  |
|  | FP-64A |  |  |  |  |
| $\begin{aligned} & \text { HD404508, } \\ & \text { HD4074509 } \end{aligned}$ | FP-80B |  | HS450ETA01H** HS400ECA80H |  | HS450ESF01H** |
| $\begin{aligned} & \hline \text { HD404918, } \\ & \text { HD404919 } \\ & \hline \end{aligned}$ | DP-42 |  | HS491ETA01H* | HS430ECD42H* | - |
| $\begin{aligned} & \hline \text { HD404418, } \\ & \text { HD4074408, } \\ & \text { HD4074418 } \end{aligned}$ | DP-64S | HS440EML01H | - |  | HS448ESS 11H |
|  | DC-64S |  |  |  | HS440ESF01H |
|  | FP-64 |  |  |  | HS440ESF03H |
|  | FP-64A |  |  |  |  |

* Under development
* *Preliminary

Selected by a host computer
Host computer

| (manufacturer) | OS | Cross Assembler | Host interface program | Simulator |
| :--- | :--- | :--- | :--- | :--- | :--- |
| IBM PC | PC-DOS | AS400PUTI1SF | SUTLIBMPC** | S400SIMPC |

or compatibles

*     * Included with cross assembler


## Program Development Procedure and Support Systems

## Emulator Commands

| Category | Command | Function |
| :---: | :---: | :---: |
| File management | L | Loads object program and loads symbol information |
|  | V | Verifies object program |
|  | P | Saves object program |
| Execution | G | Executes user program |
|  | S | Traces user program in single step |
| Setting break conditions | BP | Sets, displays and cancels program counter (PC) break |
|  | TR | Sets, displays and cancels combination break conditions |
|  | BR1 |  |
|  | BR2 |  |
|  | BR3 |  |
| Management of memory and registers | 1 | Displays and modifies program memory contents |
|  | ID | Dumps program memory contents |
|  | IMAP | Sets and displays the program memory area |
|  | T | Transfers object program |
|  | C | Compares object program |
|  | M | Displays and modifies data memory contents |
|  | MD | Dumps data memory contents |
|  | MMAP | Sets and displays data memory area |
|  | DEF | Sets address to display data memory contents during halt of user program execution |
|  | R | Displays and modifies register values |
|  | 10 | Displays and modifies I/O port contents |
| Support of debugging | CONT | Restarts real-time trace from subcommand wait |
|  | Q | Displays real-time trace results |
|  | HE | Displays all emulator commands |
|  | A | Line assemble |
|  | DA | Disassemble |
|  | SYM | Defines, clears and displays symbols, and selects the attribute of the symbols to be loaded |
|  | 0 | Searches for bit pattern |
|  | CO | Displays and clears coverage data |
|  | F | Sets and displays MCU clock mode |
|  | TIM | Sets and displays MCU timer operation |
|  | $N$ | Designates transfer rate |

## Program Development Procedure and Support Systems

Specifications

|  | Emulator product No. |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Item | HS400EUA01H <br> +HS460ETAO1H | HS400EUA01H <br> +HS470ETA01H | HS400EUA01H <br> +HS480ETA01H | HS400EUA01H <br> + HS430ETA01H | HS400EUA01H <br> + HS450ETA01H |
| Support clock | 800 kHz <br> External clock | 4 MHz <br> External clock | 800 kHz <br> External clock | 4 MHz <br> External clock | 4.5 MHz <br> External clock |
| Emulation memory | 16 kW |  |  |  |  |
| Break | Combination break: 4 points PC break: entire program memory area |  |  |  |  |
| Real-time trace capacity | 2047 cycles |  |  |  |  |
| Serial interface Interface level | RS-232C, TTL |  |  |  |  |
| Baud rate | 300, 1200, 4800, 9600, 19200 BPS |  |  |  |  |
| User interface (Support package) | FP-80A/B | $\begin{aligned} & \text { DP-64S } \\ & \text { FP-64A/B } \end{aligned}$ | FP-80A/B | DP-4 | FP-80B |
| Dimension Emulator unit | W : $440 \mathrm{~mm}, \mathrm{~L}: 275 \mathrm{~mm}$ |  |  |  |  |
| Target probe | $\mathrm{W}: 258 \mathrm{~mm}, \mathrm{~L}: 169 \mathrm{~mm}$ |  |  |  |  |



HMCS400 Series Application Specific (AS) Microcomputer Development Tools

## Data Sheets

## HMCS400 Series <br> General Purpose Microcomputer

## HMCS402C(HD614022)/ HMCS402CL(HD614025)/ HMCSMO2AC(HD614028) <br> The HMCS402C/CL/AC are CMOS 4 -bit single-chip micro-

computers with high performance and low power dissipation. They have efficient and powerful architecture same as HMCS400 series basically.

These microcomputers provide variety of on-chip resources such as ROM, RAM, I/O, two timer/counters and a serial interface to perform in wide user's applications. I/O pins of HMCS402C/CL/AC are able to drive fluorescent display tube directly.

The HMCS402CL is able to operate in low voltage and has the characteristics of wide-range operation voltage.

HMCS402AC is a high-speed version of HMCS402C.

- HARDWARE FEATURES
- 4-bit Architecture
- 2048 Words x 10-bit ROM
- 160 Digits $\times 4$-bit RAM
- 58 I/O Pins, Including 26 High Voltage I/O Pins (40V Max)
- Two Timer/Counters

11-bit Prescaler
8 -bit Free Running Timer
8-bit Auto-Reload Timer/Event Counter

- Clock Synchronous 8-bit Serial Interface
- Five Interrupts

External 2
Timer/Counter 2
Serial Interface 1

- Subroutine Stack

Up to 16 Levels Including Interrupt

- Two Low Power Dissipation Modes

Standby - Stops instruction execution while keeping clock oscillation and interrupt functions in operation
Stop - Stops instruction execution and clock oscillation while retaining RAM data

- On-Chip Oscillator

External Connection of Crystal, Ceramic Filter or Resistor (externally drivable)
(Resistor Oscillator is available only to the HMCS402C)

## - SOFTWARE FEATURES

- Instruction Set Similar to and More Powerful than HMCS40 Series; 99 Instructions
- High Programming Efficiency with 10-bit ROM/Word; 79 instructions are single-word instructions
- Direct Branch to All ROM Area
- Direct or Indirect Addressing to All RAM Area
- Subroutine Nesting Up to 16 Levels Including Interrupts
- Binary and BCD Arithmetic Operation
- Powerful Logical Arithmetic Operation
- Pattern Generation - Table Look Up Capability -
- Bit Manipulation for Both RAM and I/O
- PROGRAM DEVELOPMENT SUPPORT TOOLS
- Cross assembler and simulator software for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PC


HMCS402C, HMCS402CL, HMCS402AC

(FP-64)

- EPROM On Package Microcomputer; HD614P080S

Mask options are fixed as follows:

- I/O pin : Open Drain
- Oscillator: Crystal Oscillator or Ceramic Filter Oscillator (externally drivable)
- Divider : Divided-by-8
- HMCS402C/CL/AC CLASSIFICATIONS

| Item | Type Name | HMCS402C <br> (HD614022) | HMCS402CL <br> (HD614025) |
| :--- | :---: | :---: | :---: |
| HMCS402AC <br> (HD614028) |  |  |  |
| $V_{\text {CC }}(\mathrm{V})$ | $4 \sim 6$ | $2.7 \sim 6$ | $4.5 \sim 6$ |
| Minimum Instruction <br> Execution Time $(\mu \mathrm{s})$ | 2 | 4 | 1.33 |

## - PIN ARRANGEMENT


(Top View)

(Top View)

## - block diagram


[-.] High Voltage Pins

- ABSOLUTE MAXIMUM RATINGS

| Item | Symbol | Value | Unit | Note |
| :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\text {cC }}$ | -0.3 to +7.0 | V |  |
| Terminal Voltage | $V_{T}$ | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | 3 |
|  |  | $\mathrm{V}_{\mathrm{CC}}-45$ to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | 4 |
| Total Allowance of Input Currents | $\mathrm{ElO}_{0}$ | 50 | mA | 5 |
| Total Allowance of Output Currents | $-\Sigma \mathrm{I}_{0}$ | 150 | mA | 6 |
| Maximum Input Current | Io | 15 | mA | 7.8 |
| Maximum Output Current | $-10$ | 4 | mA | 9,10 |
|  |  | 6 | mA | 9,11 |
|  |  | 30 | mA | 9,12 |
| Operating Temperature | Topr | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

(Note 1) Permanent damage may occur if "Absolute Maximum Ratings" are exceeded. Normal operation should be under the conditions of
"Electrical Characteristics". If these conditions are exceeded, it may cause the malfunction and affect the reliability of LSI.
(Note 2) All voltages are with respect to GND.
(Note 3) Applied to standard pins.
(Note 4) Applied to high voltage pins.
(Note 5) Total allowance of input current is the total sum of input current which flow in from all I/O pins to GND simultaneously.
(Note 6) Total allowance of output current is the total sum of the output current which flow out from $\mathrm{V}_{\mathrm{CC}}$ to all $\mathrm{I} / \mathrm{O}$ pins simultaneously.
(Note 7) Maximum input current is the maximum amount of input current from each 1/O pin to GND.
(Note 8) Applied to $D_{0} \sim D_{3}$ and R3~R8.
(Note 9) Maximum output current is the maximum amount of output current from $\mathrm{V}_{\mathrm{CC}}$ to each $\mathrm{I} / \mathrm{O}$ pin.
(Note 10) Applied to $D_{0} \sim D_{3}$ and R3 ~R8.
(Note 11) Applied to RO~R2.
(Note 12) Applied to $D_{4} \sim D_{15}$.

- HMCS402C ELECTRICAL CHARACTERISTICS
- DC CHARACTERISTICS ( $V_{C C}=4 \mathrm{~V}$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{disp}}=\mathrm{V}_{\mathrm{Cc}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{Cc}}, \mathrm{Ta}=-20$ to $+75^{\circ} \mathrm{C}$, if not specified.)

| Item | Symbol | Pin Name | Test Conditions |  | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | min | typ | max |  |  |
| Input "High" Voltage | $\mathrm{V}_{\mathbf{I H}}$ | $\begin{aligned} & \text { RESET, SCK, } \\ & \mathrm{INT}_{0}, \frac{\mathrm{INT}_{1}}{} \end{aligned}$ |  |  | $0.7 \mathrm{~V}_{\mathrm{cc}}$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
|  |  | SI |  |  | $0.7 \mathrm{~V}_{\mathrm{cc}}$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
|  |  | $\mathrm{OSC}_{1}$ |  |  | $\mathrm{V}_{\text {cc }}-0.5$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
| Input "Low" Voltage | $V_{\text {IL }}$ | $\begin{aligned} & \frac{\text { RESET, }}{\overline{\text { SNCK }_{0}}, \overline{\overline{I N T}_{1}}}, \end{aligned}$ |  |  | -0.3 | - | $0.22 V_{\text {cc }}$ | V |  |
|  |  | SI |  |  | -0.3 | - | $0.22 V_{\text {cc }}$ | V |  |
|  |  | $\mathrm{OSC}_{1}$ |  |  | -0.3 | - | 0.5 | V |  |
| Output "High" Voltage | $\mathrm{V}_{\mathrm{OH}}$ | SCK, SO | $-\mathrm{I}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ |  | $\mathrm{V}_{\mathrm{cc}}-1.0$ | - | - | V |  |
|  |  |  | $-\mathrm{IOH}^{\text {O }}=0.01 \mathrm{~mA}$ |  | $\mathrm{V}_{\mathrm{cc}}-0.3$ | - | - | V |  |
| Output "Low" Voltage | $\mathrm{V}_{\text {OL }}$ | $\overline{\text { SCK, }}$ SO | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  | - | - | 0.4 | V |  |
| Input/Output Leakage Current | $\left\|I_{\text {IL }}\right\|$ | $\begin{aligned} & \text { RESET, SCK, } \\ & \frac{\text { INT }_{0}}{\text { INT }_{1}}, \\ & \text { SI, SO, OSC } \end{aligned}$ | $V_{\text {in }}=O V$ to $V_{c c}$ |  | - | - | 1 | $\mu \mathrm{A}$ | 1 |
| Current <br> Dissipation in <br> Active Mode | Icc | $V_{c c}$ | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ | Crystal or Ceramic Filter Oscillator Option $f_{\text {osc }}=4 \mathrm{MHz}$ | - | - | 2.0 | mA | 2,6 |
|  |  |  |  | Resistor <br> Oscillator <br> Opition <br> $f_{\text {osc }}=4 \mathrm{MHz}$ | - | - | 2.4 | mA | 2, 6 |
| Current <br> Dissipation in Standby Mode | $\mathrm{I}_{\text {SBY1 }}$ | $\mathrm{V}_{\mathrm{CC}}$ | Maximum <br> Logic <br> Operation $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ | Crystal or Ceramic Filter Oscillator Option $f_{\text {osc }}=4 \mathrm{MHz}$ | - | - | 1.2 | mA | 3, 6 |
|  |  |  |  | Resistor <br> Oscillator <br> Option <br> fosc $^{\text {os }}=4 \mathrm{MHz}$ | - | - | 1.6 | mA | 3, 6 |
|  | $\mathrm{I}_{\text {SBY2 }}$ | $\mathrm{V}_{\mathrm{CC}}$ | Minimum Logic Operation $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ | Crystal or Ceramic Filter Oscillator Option $\mathrm{f}_{\text {osc }}=4 \mathrm{MHz}$ | - | - | 0.9 | mA | 4, 6 |
|  |  |  |  | Resistor Oscillator Option $f_{\text {osc }}=4 \mathrm{MHz}$ | - | - | 1.3 | mA | 4, 6 |
| Current Dissipation in Stop Mode | Istop | $\mathrm{V}_{\text {cc }}$ | $\begin{aligned} & V_{\text {in }}(\overline{T E S T})=V_{c c}-0.3 \mathrm{~V} \text { to } V_{c c} \\ & V_{\text {in }}(R E S E T)=0 V_{\text {to }} 0.3 \mathrm{~V} \end{aligned}$ |  | - | - | 10 | $\mu \mathrm{A}$ | 5 |
| Stop Mode Retain Voltage | $V_{\text {stop }}$ | $\mathrm{V}_{\text {cc }}$ |  |  | 2 | - | - | V |  |

(Note 1) Pull-up MOS current and output buffer current are excluded.
(Note 2) The MCU is in the reset state. The input/output current does not flow.
Test Conditions: MCU state; - Reset state in Operation Mode

$$
\begin{array}{ll}
\text { Pin state; } & \bullet \text { RESET, TEST } \ldots V_{C C} \text { voltage } \\
& \bullet D_{0} \sim D_{3}, R 3 \sim R 9 V_{C C} \text { voltage } \\
& \bullet D_{4} \sim D_{15}, R O \sim R 2, R_{A 0}, R_{A 1} \cdots V_{\text {disp }} \text { voltage }
\end{array}
$$

(Note 3) The timer/counter nperate with the fastest clock and input/output current does not flow. Test Conditions: MCU state;

- Standby Mode
- Input/Output; Reset state
- TIMER-A; $\div 2$ prescaler divide ratio
- TIMER-B; $\div 2$ prescaler divide ratio
- SERIAL Interface ; Stop

Pin state: - RESET ... GND voltage

- TEST $\cdot . . V_{\propto}$ voltage
- $D_{0} \sim D_{3}, R 3 \sim R 9 \cdots V_{\text {cc }}$ voltage
- $D_{4} \sim D_{15}, R 0 \sim R 2, R_{A 0}, R_{A 1} \cdots V_{\text {disp }}$ voltage
(Note 4) The timer/counter operate with the slowest clock and input/output current does not flow. Test Conditions: MCU state; - Standby Mode
- Input/Output; Reset state
- TIMER•A; $\div 2048$ prescaler divide ratio
- TIMER - B : $\div 2048$ prescaler divide ratio
- SERIAL Interface; Stop

Pin state: - RESET ... GND voltage

- TEST ... $\mathrm{V}_{\text {Cc }}$ voltage
- $\mathrm{D}_{0} \sim \mathrm{D}_{3}, \mathrm{R} 3 \sim \mathrm{R} 9 \ldots \mathrm{~V}_{\text {cc }}$ voltage
- $D_{4} \sim D_{15}, R 0 \sim R 2, R_{A 0}, R_{A 1} \cdots V_{\text {disp }}$ voltage
(Note 5) Pull-down MOS current is excluded.
(Note 6) When $\mathrm{f}_{\mathrm{osc}}=x(\mathrm{MHz})$, the Current Dissipation in Operation mode and Standby mode are estimated as follows

$$
\text { max. value }\left(f_{\mathrm{osc}}=x[\mathrm{MHz}]\right)=\frac{x}{4} \times \max . \text { value }\left(\mathrm{f}_{\mathrm{osc}}=4[\mathrm{MHz}]\right)
$$

- INPUT/OUTPUT CHARACTERISTICS FOR STANDARD PIN
$\left(\mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}\right.$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{Ta}^{2}=-20$ to $+75^{\circ} \mathrm{C}$, if not specified.)

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| $\begin{aligned} & \text { Input "High" } \\ & \text { Voltage } \end{aligned}$ | $\mathrm{V}_{\text {IH }}$ | $\begin{aligned} & D_{0} \sim D_{3}, \\ & R 3 \sim R 5, R 9 \end{aligned}$ |  | $0.7 \mathrm{~V}_{\mathrm{cc}}$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
| Input "Low" Voltage | $V_{\text {IL }}$ | $\begin{aligned} & \text { Do } \sim D_{3}, \\ & \text { R3 } \sim \text { R5, R9 } \end{aligned}$ |  | -0.3 | - | $0.22 V_{\text {cc }}$ | V |  |
| Output "High" Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & D_{0} \sim D_{3}, \\ & R 3 \sim R 8 \end{aligned}$ | $-\mathrm{I}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ | $V_{c c}-1.0$ | - | - | V | 1 |
|  |  | $\begin{aligned} & D_{0} \sim D_{3}, \\ & \text { R3 } \sim \text { R8 } \end{aligned}$ | $-\mathrm{I}_{\mathrm{OH}}=0.01 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{cc}}-0.3$ | - | - | V | 1 |
| Output "Low" <br> Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \mathrm{D} 0 \sim \mathrm{D}_{3}, \\ & \text { R3 } \sim \text { R8 } \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ | - | - | 0.4 | V |  |
| Input/Output Leakage Current | $\\|_{\text {IL }} \mathrm{I}$ | $\begin{aligned} & D_{0} \sim D_{3}, \\ & \text { R3 } \sim \text { R9 } \end{aligned}$ | $V_{\text {in }}=O V$ to $V_{C C}$ | - | - | 1 | $\mu \mathrm{A}$ | 2 |
| Pull-Up MOS Current | $-I_{p}$ | $\begin{aligned} & \mathrm{Do}_{0} \sim \mathrm{D}_{3}, \\ & \mathrm{R} 3 \sim \mathrm{R9} \end{aligned}$ | $\begin{aligned} & V_{\mathrm{cc}}=5 \mathrm{~V} \\ & V_{\text {in }}=0 \mathrm{~V} \end{aligned}$ | 30 | 60 | 120 | $\mu \mathrm{A}$ | 3 |

(Note 1) Applied to I/O pins with "CMOS" Output selected by mask option.
(Note 2) Pull-up MOS current and output buffer current are excluded.
(Note 3) Applied to I/O pins with "with Pull-up MOS" selected by mask option.

## - InPUT/OUTPUT ChARACTERIStics FOR HIGH VOltage pin

$\left(\mathrm{V}_{\mathbf{c c}}=4 \mathrm{~V}\right.$ to $\mathbf{6 V}, \mathrm{GND}=\mathbf{0 V}, \mathrm{V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}, \mathrm{Ta}=-\mathbf{2 0}$ to $+\mathbf{7 5} 5^{\circ} \mathrm{C}$, if not specified.)

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| $\begin{aligned} & \text { Input "High" } \\ & \text { Voltage } \end{aligned}$ | $\mathrm{V}_{1+}$ | $\begin{aligned} & \hline \mathrm{D}_{4} \sim \mathrm{D}_{15}, \mathrm{R}_{1} \\ & \mathrm{R2}, \mathrm{R}_{\mathrm{AO}}, \mathrm{R}_{\mathrm{A} 1} \end{aligned}$ |  | $0.7 \mathrm{~V}_{\mathrm{cc}}$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
| $\begin{aligned} & \text { Input "Low" } \\ & \text { Voltage } \end{aligned}$ | $V_{1 L}$ | $\begin{aligned} & \mathrm{D}_{4} \sim \mathrm{D}_{15}, \mathrm{R}_{1} \\ & \text { R2, } \mathrm{R}_{\mathrm{AO}}, \mathrm{R}_{\mathrm{A} 1} \end{aligned}$ |  | $V_{c c}-40$ | - | 0.22 V Cc | V |  |
| Output "High" <br> Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{D}_{4} \sim \mathrm{D}_{15}$ | $-\mathrm{I}_{\mathrm{OH}}=15 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ | $\mathrm{V}_{\mathrm{cc}}-3.0$ | - | - | V |  |
|  |  |  | $-\mathrm{IOH}^{\text {O }}=9 \mathrm{~mA}$ | $\mathrm{V}_{\text {cc }}-2.0$ | - | - | V |  |
|  |  | $\mathrm{R} 0 \sim \mathrm{R} 2$ | $-\mathrm{l}_{\mathrm{OH}}=3 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ | $\mathrm{V}_{\mathrm{cc}}-3.0$ | - | - | V |  |
|  |  |  | $-\mathrm{IOH}^{=1.8} \mathrm{~mA}$ | $\mathrm{V}_{\text {cc }}-2.0$ | - | - | V |  |
| Output "Low" <br> Voltage | $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & \mathrm{D}_{4} \sim \mathrm{D}_{15} \\ & \mathrm{RO} \sim \mathrm{R} 2 \end{aligned}$ | $\mathrm{V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ | - | - | $\mathrm{V}_{\mathrm{cc}}-37$ | V | 1 |
|  |  | $\begin{aligned} & \mathrm{D}_{4} \sim \mathrm{D}_{15} \\ & \text { RO~R2 } \end{aligned}$ | $150 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ | - | - | $\mathrm{V}_{\mathrm{cc}}-37$ | V | 2 |
| Input/Output Leakage Current | IILI | $\begin{aligned} & D_{4} \sim D_{15} \\ & R 0 \sim R 2 \end{aligned}$ $\mathrm{R}_{\mathrm{AO}}, \mathrm{R}_{\mathrm{A} 1}$ | $V_{\text {in }}=V_{c c}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | - | - | 20 | $\mu \mathrm{A}$ | 3 |
| Pull Down MOS Current | $I_{d}$ | $\mathrm{D}_{4} \sim \mathrm{D}_{15}$ $\mathrm{RO} \sim \mathrm{R}_{2}$ <br> $\mathrm{R}_{\mathrm{A} 0}, \mathrm{R}_{\mathrm{A} 1}$ | $\begin{aligned} & V_{\text {disp }}=V_{c c}-35 \mathrm{~V} \\ & V_{\text {in }}=V_{c c} \end{aligned}$ | 125 | 250 | 500 | $\mu \mathrm{A}$ | 4 |

(Note 1) Applied to I/O pins with "with Pull-down MOS" selected by mask option.
(Note 2) Applied to I/O pins with "without Pull-down MOS (PMOS Open Drain)" selected by mask option.
(Note 3) Pull-down MOS current and output buffer current are excluded.
(Note 4) Applied to I/O pins with "with Pull-down MOS" selected by mask option.

- AC CHARACTERISTICS $\left(\mathrm{V}_{\mathbf{c c}}=\mathbf{4 V}\right.$ to $\mathbf{6 V}, \mathrm{GND}=\mathbf{0 V}, \mathrm{V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-\mathbf{4 0 V}$ to $\mathrm{V}_{\mathbf{c c}}, \mathrm{Ta}_{\mathrm{a}}=\mathbf{- 2 0}$ to $+\mathbf{7 5}{ }^{\circ} \mathrm{C}$. if not specified. $)$

| Item |  | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min |  |  | typ | max |  |  |
|  | Oscillation Frequency |  | $\mathrm{f}_{\text {osx }}$ | OSC ${ }_{1}, \mathrm{OSC}_{2}$ |  | 0.4 | 4 | 4.5 | MHz |  |
|  | Instruction Cycle Time | $\mathrm{t}_{\text {cyc }}$ |  |  | 1.78 | 2 | 20 | $\mu \mathrm{s}$ |  |
|  | Oscillator Stabilization Time | $\mathrm{t}_{\mathrm{RC}}$ | OSC ${ }_{1}, \mathrm{OSC}_{2}$ |  | - | - | 20 | ms | 1 |
|  | Oscillation Frequency | $\mathrm{f}_{\text {osc }}$ | OSC $_{1}, \mathrm{OSC}_{2}$ | $\mathrm{R}_{\mathrm{f}}=20 \mathrm{k} \Omega \pm 2 \%$ | 1.8 | 3.0 | 4.2 | MHz |  |
|  | Instruction Cycle Time | $\mathrm{t}_{\text {cyc }}$ |  | $\mathrm{R}_{\mathrm{f}}=20 \mathrm{k} \Omega \pm 2 \%$ | 1.9 | 2.66 | 4.44 | $\mu \mathrm{s}$ |  |
|  | Oscillator Stabilization Time | $\mathrm{t}_{\mathrm{RC}}$ | OSC ${ }_{1}, \mathrm{OSC}_{2}$ | $\mathrm{R}_{\mathrm{f}}=20 \mathrm{k} \Omega \pm 2 \%$ | - | - | 0.5 | ms | 1 |
|  | External Clock Frequency | $\mathrm{f}_{\mathrm{CP}}$ | $\mathrm{OSC}_{1}$ |  | 0.4 | - | 4.5 | MHz | 2 |
|  | External Clock "High" Level Width | ${ }^{\text {t }}$ CPH | $\mathrm{OSC}_{1}$ |  | 100 | - | - | ns | 2 |
|  | External Clock "Low" Level Width | ${ }^{\text {t }}$ PPL | $\mathrm{OSC}_{1}$ |  | 100 | - | - | ns | 2 |
|  | External Clock Rise Time | ${ }_{\text {t }}^{\text {c }{ }_{\text {r }}}$ | $\mathrm{OSC}_{1}$ |  | - | - | 20 | ns | 2 |
|  | External Clock Fall Time | ${ }^{\text {t }}{ }_{\text {P }}{ }^{\text {f }}$ | $\mathrm{OSC}_{1}$ |  | - | - | 20 | ns | 2 |
|  | Instruction Cycle Time | $\mathrm{t}_{\mathrm{cyc}}$ |  |  | 1.78 | - | 20 | $\mu \mathrm{s}$ | 2 |
| INTo "High" Level Width |  | ${ }_{\text {tiOH}}$ | INTO |  | 2 | - | - | $\mathrm{t}_{\text {cyc }}$ | 3 |
| $\overline{\text { INTo "Low" Level Width }}$ |  | $\mathrm{t}_{10 \mathrm{~L}}$ | $\overline{\mathrm{N} T 0}$ |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 3 |
| $\overline{\text { INT }}$ " "High" Level Width |  | $t_{11}$ | $\overline{\text { INT }}$ |  | 2 | - | - | $\mathrm{t}_{\text {cyc }}$ | 3 |
| $\overline{\mathrm{INT}}{ }^{\text {" }}$ Low" Level Width |  | $\mathrm{t}_{11 \mathrm{~L}}$ | $\overline{\mathrm{INT}}{ }_{\text {i }}$ |  | 2 | - | - | $\mathrm{t}_{\text {cyc }}$ | 3 |
| RESET "High" Level Width |  | $\mathrm{t}_{\text {RSTH }}$ | RESET |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 4 |
| Input Capacitance |  | $\mathrm{C}_{\text {in }}$ | all pins | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz} \\ & \mathrm{~V}_{\text {in }}=0 \mathrm{~V} \end{aligned}$ | - | - | 15 | pF |  |
| RESET Fall Time. |  | $t_{\text {RSTf }}$ |  |  | - | - | 20 | ms | 4 |

(Note 1) Oscillator stabilization time is the time until the oscillator stabilizes after $\mathrm{V}_{\mathrm{CC}}$ reaches 4.0 V at "Power-on", or after RESET input level goes to "High" by resetting to quit the stop mode by MCU reset on the circuits below. At power ON or recovering from stop mode, apply RESET input more than $t_{\text {RC }}$ to obtain the necessary time for oscillator stabilization. When using crystal or ceramic filter oscillator, please ask a crystal oscillator maker's or ceramic filter maker's advice because oscillator stabilization time depends on the circuit constant and stray capacity.


Rf: $1 \mathrm{M} \Omega \pm 2 \%$
$C_{1}: 22 \mathrm{pF} \pm 20 \%$
$\mathrm{C}_{2}: 22 \mathrm{pF} \pm 20 \%$

Ceramic filter oscillator


GND

Ceramic filter: CSA4.00MG (Murata)
Resistor oscillator

Rf: $1 \mathrm{M} \Omega \pm 2 \%$
$C_{1}: 30 \mathrm{pF} \pm 20 \%$
$C_{2}: 30 \mathrm{pF} \pm 20 \%$
(Note 2)
$\mathrm{OSC}_{1}$

(Note 4)
$\overline{\text { INT }}, \overline{T N T}$


- SERIAL INTERFACE TIMING CHARACTERISTICS
( $\mathrm{V}_{\mathrm{Cc}}=4 \mathrm{~V}$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{disp}}=\mathrm{V}_{\mathrm{Cc}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{Cc}}, \mathrm{Ta}=-20$ to $+75^{\circ} \mathrm{C}$, if not specified.)
- At Transfer Clock Output

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Transfer Clock Cycle Time | ${ }_{\text {tscyc }}$ | $\overline{\text { SCK }}$ | (Note 2) | 1 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 1,2 |
| Transfer Clock "High" Level Width | $\mathrm{t}_{\text {SCKH }}$ | SCK | (Note 2) | 0.5 | - | - | ${ }^{\text {t }}$ Scyc | 1, 2 |
| Transfer Clock "Low" Level Width | ${ }^{\text {tsCKL }}$ | SCK | (Note 2) | 0.5 | - | - | ${ }^{\text {tscyc }}$ | 1, 2 |
| Transfer Clock Rise Time | ${ }_{\text {tsCKr }}$ | $\overline{\overline{S C K}}$ | (Note 2) | - | - | 100 | ns | 1,2 |
| Transfer Clock Fall Time | ${ }^{\text {tsCKf }}$ | SCK | (Note 2) | - | - | 100 | nis | 1,2 |
| Serial Output Data Delay Time | toso | SO | (Note 2) | - | - | 300 | ns | 1, 2 |
| Serial Input Data Set-up Time | ${ }_{\text {tssI }}$ | SI |  | 500 | - | - | ns | 1 |
| Serial Input Data Hold Time | $\mathrm{t}_{\mathrm{HSI}}$ | SI |  | 150 | - | - | ns | 1 |

At Transfer Clock Input

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Transfer Clock Cycle Time | $\mathrm{t}_{\text {Scyc }}$ | $\overline{\text { SCK }}$ |  | 1 | - | - | $\mathrm{t}_{\text {cyc }}$ | 1 |
| Transfer Clock "High" Level Width | ${ }_{\text {tscKi }}$ | SCK |  | 0.5 | - | - | ${ }^{\text {tscyc }}$ | 1 |
| Transfer Clock "Low" Level. Width | ${ }^{\text {tsCKL }}$ | $\overline{\text { SCK }}$ |  | 0.5 | - | - | ${ }^{\text {tscyc }}$ | 1 |
| Transfer Clock Rise Time | ${ }^{\text {tSCKr }}$ | $\overline{\text { SCK }}$ |  | - | - | 100 | ns | 1 |
| Transfer Clock Fall Time | $\mathrm{t}_{\text {SCK }}{ }^{\text {f }}$ | SCK |  | - | - | 100 | ns | 1 |
| Serial Output Data Delay Time | ${ }^{\text {t }}$ DSO | SO | (Note 2) | - | - | 300 | ns | 1, 2 |
| Serial Input Data Set-up Time | ${ }_{\text {tssi }}$ | SI |  | 500 | - | $\square$ | ns | 1 |
| Serial Input Data Hold Time | $\mathrm{t}_{\mathrm{HSI}}$ | SI |  | 150 | - | - | ns | 1 |

(Note 1) Timing Diagram of Serial Interface


* $V_{C C}-2.0 \mathrm{~V}$ and 0.8 V are the threshold voltage for transfer clock output.
$0.7 \mathrm{~V}_{\mathrm{CC}}$ and $0.22 \mathrm{~V}_{\mathrm{CC}}$ are the threshold voltage for transfer clock input.
(Note 2) Timing Load Circuit

- Characteristics curve (reference data)

$I_{\text {cc }}$ vs. $\mathrm{f}_{\text {osc }}$ Characteristics (Crystal, Ceramic Filter Oscillator Option)


ICC vs. fosc Characteristics (Resistor Oscillator Option)

$I_{\text {SBY }}$ vs. $f_{\text {Osc }}$ Characteristics
(Crystal, Ceramic Filter Oscillator Option)

$I_{C C}$ vs. $V_{\text {CC }}$ Characteristics
(Crystal, Ceramic Filter Oscillator Option)


ICC vs. $V_{C C}$ Characteristics (Resistor Oscillator Option)

$I_{\text {SBY }}$ vs. $V_{\text {CC }}$ Characteristics
(Crystal, Ceramic Filter Oscillator Option)

$I_{\text {SBY }}$ vs. fosc Characteristics (Resistor Oscillator Option)

-Ip (Pull-up MOS Current) vs.
$\mathrm{V}_{\mathrm{CC}}$ Characteristics


IOL min. vs. VOL Characteristics (Standard Pin)

$I_{\text {SBY }}$ vs. $\mathrm{V}_{\mathrm{CC}}$ Characteristics
(Resistor Oscillator Option)

$\mathrm{V}_{\mathrm{cc}}-\mathrm{V}$ disp( V )
$I_{d}$ (Pull-down MOS Current) vs.
( $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\text {disp }}$ ) Characteristics

$-\mathrm{I}_{\mathrm{OH}} \min$ vs. $\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OH}}\right)$ Characteristics (Standard Pin "CMOS")

$-\mathrm{I}_{\mathrm{OH}} \mathrm{min}$. vs. ( $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OH}}$ ) Characteristics ( $D_{4} \sim D_{15}$ Pins)

$-\mathrm{I}_{\mathrm{OH}}$ min. vs. $\left(V_{\mathrm{CC}}-V_{\mathrm{OH}}\right)$ Characteristics (RO ~R2 Pins)

## HMCS402CL ELECTRICAL CHARACTERISTICS

- DC CHARACTERISTICS ( $\mathrm{V}_{\mathrm{cc}}=2.7 \mathrm{~V}$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}, \mathrm{Ta}=-20$ to $+75^{\circ} \mathrm{C}$, if not specified.)

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Input "High" <br> Voltage | $\mathrm{V}_{1 \mathrm{H}}$ | $\frac{\text { RESET, } \overline{\text { SCK }}}{\mathrm{INTO}_{0}},$ |  | $0.85 \mathrm{~V}_{\text {cc }}$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
|  |  | SI |  | 0.85 V cc | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
|  |  | $\mathrm{OSC}_{1}$ |  | $\mathrm{V}_{\text {CC }}-0.3$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
| Input "Low" Voltage | $V_{\text {IL }}$ | RESET, $\overline{\text { SCK, }}$ $\overline{\text { NTT }_{0}}, \overline{\text { INT }} 1$ |  | -0.3 | - | $0.15 \mathrm{~V}_{\text {cc }}$ | V |  |
|  |  | SI |  | -0.3 | - | $0.15 \mathrm{~V}_{\mathrm{cc}}$ | V |  |
|  |  | $\mathrm{OSC}_{1}$ |  | -0.3 | - | 0.3 | V |  |
| Output "High" <br> Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\overline{\text { SCK, SO }}$ | $-\mathrm{IOH}^{\text {a }}=0.1 \mathrm{~mA}$ | $V_{\text {cc }}-0.5$ | - | - | V |  |
| Output "Low" <br> Voltage | $\mathrm{V}_{\text {OL }}$ | SCK, SO | $\mathrm{I}_{\mathrm{OL}}=0.4 \mathrm{~mA}$ | - | - | 0.4 | V |  |
| Input/Output Leakage Current | IILI | RESET, $\overline{\text { SCK }}$, INTo, $\overline{\text { INT }_{1}}$, SI, SO, OSC 1 | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | - | - | 1 | $\mu \mathrm{A}$ | 1 |
| Current Dissipation in Active Mode | Icc | $\mathrm{V}_{\text {cc }}$ | $\begin{aligned} & \mathrm{v}_{\mathrm{cc}}=3 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{osc}}=2 \mathrm{MHz} \end{aligned}$ | - | - | 0.6 | mA | 2, 6 |
| Current <br> Dissipation in Standby Mode | $\mathrm{I}_{\text {SBY } 1}$ | $\mathrm{V}_{\mathrm{cc}}$ | Maximum Logic Operation $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{osc}}=2 \mathrm{MHz} \end{aligned}$ | - | - | 0.5 | mA | 3, 6 |
|  | $\mathrm{I}_{\mathrm{SBY} 2}$ | $\mathrm{V}_{\text {cc }}$ | Minimum Logic Operation $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{osc}}=2 \mathrm{MHz} \end{aligned}$ | - | - | 0.4 | mA | 4,6 |
| Current Dissipation in Stop Mode | $\mathrm{I}_{\text {stop }}$ | $\mathrm{V}_{\mathrm{cc}}$ | $\begin{aligned} & V_{\text {in }}(\overline{T E S T})=V_{\text {cc }}-0.2 \mathrm{~V} \text { to } V_{c c} \\ & V_{\text {in }}(\operatorname{RESET})=0 \mathrm{~V} \text { to } 0.2 \mathrm{~V} \end{aligned}$ | - | - | 10 | $\mu \mathrm{A}$ | 5 |
| Stop Mode Retain Voltage | $V_{\text {stop }}$ | $\mathrm{V}_{\mathrm{cc}}$ |  | 2 | - | - | V |  |

(Note 1) Pull-up MOS current and output buffer current are excluded
(Note 2) The MCU is in the reset state. The input/output current does not flow

$$
\begin{aligned}
& \text { Test Conditions: MCU state; - Reset state in Operation Mode } \\
& \text { Pin state; - RESET, } \overline{\text { TEST }} \ldots V_{\text {cc }} \text { voltage } \\
& \text { - } D_{0} \sim D_{3}, R 3 \sim R 9 \cdots V_{C C} \text { voltage } \\
& \text { - } D_{4} \sim D_{1 s}, R 0 \sim R 2, R_{A 0}, R_{A 1} \cdots V_{\text {disp }} \text { voltage }
\end{aligned}
$$

(Note 3) The timer/counter operate with the fastest clock and input/output current does not flow. Test Conditions: MCU state:

- Standby Mode
- Input/Output; Reset state
- TIMER-A: $\div 2$ prescaler divide ratio
- TIMER-B; $\div 2$ prescaler divide ratio
- SERIAL Interface ; Stop
- RESET ... GND voltage
- TEST $\cdots V_{\text {cC }}$ voltage
- $D_{0} \sim D_{3}, R 3 \sim R 9 \cdots V_{C C}$ voltage
- $\mathrm{D}_{4} \sim \mathrm{D}_{15}, \mathrm{RO} \sim \mathrm{R} 2, \mathrm{R}_{\mathrm{AO}}, \mathrm{R}_{\mathrm{A} 1} \ldots \mathrm{~V}_{\text {disp }}$ voltage
(Note 4) The timer/counter operate with the slowest clock and input/output current does not flow Test Conditions: MCU state; - Standby Mode
- Input/Output; Reset state
- TIMER-A; $\div 2048$ prescaler divide ratio
- TIMER-B; $\div 2048$ prescaler divide ratio
- SERIAL Interface ; Stop

Pin state: RESET ... GND voltage

- TEST ... V CC voltage
- $D_{0} \sim D_{3}, R 3 \sim R 9 \ldots V_{C C}$ voltage
- $D_{4} \sim D_{15}, R 0 \sim R 2, R_{A O}, R_{A 1} \cdots V_{\text {disp }}$ voltage
(Note 5) Pull-down MOS current is excluded.
(Note 6) When $\mathrm{f}_{\mathrm{osc}}=x[\mathrm{MHz}]$, the Current Dissipation in Operation mode and Standby mode are estimated as follows [When Divide-by-8 (D-8) option is selected.] max. value ( $\left.f_{o s c}=x[M H z]\right)=\frac{x}{2} \times \max$. value ( $f_{o s c}=2[M H z]$ )
- INPUT/OUTPUT CHARACTERISTICS FOR STANDARD PIN
( $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{Cc}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{Ta}=-20$ to $+75^{\circ} \mathrm{C}$, if not specified.)

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Input "High" <br> Voltage | $\mathrm{V}_{\text {IH }}$ | $\begin{aligned} & D_{0} \sim D_{3}, \\ & R 3 \sim R 5, R 9 \end{aligned}$ |  | $0.85 \mathrm{~V}_{\text {cc }}$ | - | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
| $\begin{aligned} & \text { Input "Low" } \\ & \text { Voltage } \\ & \hline \end{aligned}$ | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & D_{0} \sim D_{3}, \\ & R 3 \sim R 5, R 9 \\ & \hline \end{aligned}$ |  | -0.3 | - | 0.15 V CC | V |  |
| Output "High" <br> Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \mathrm{Do}_{0} \sim \mathrm{D}_{3}, \\ & \text { R3 } \sim \text { R8 } \\ & \hline \end{aligned}$ | $-\mathrm{IOH}^{\text {O }}=0.1 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{cc}}-0.5$ | - | - | V | 1 |
| Output "Low" | $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & D_{0} \sim D_{3}, \\ & R 3 \sim R 8 \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=0.4 \mathrm{~mA}$ | - | - | 0.4 | V |  |
| Input/Output Leakage Current | IILI | $\begin{aligned} & \mathrm{D}_{0} \sim \mathrm{D}_{3}, \\ & \text { R3 } \sim \text { R9 } \end{aligned}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $V_{\text {cc }}$ | - | - | 1 | $\mu \mathrm{A}$ | 2 |
| Pull-Up MOS Current | $-l_{p}$ | $\begin{aligned} & D_{0} \sim D_{3}, \\ & R 3 \sim R_{9}^{\prime} \end{aligned}$ | $\begin{aligned} & V_{c c}=3 V \\ & v_{i n}=0 V \end{aligned}$ | 3 | 15 | 40 | $\mu \mathrm{A}$ | 3 |
|  |  | $\begin{aligned} & D_{0} \sim D_{3}, \\ & \text { R3 } \sim \text { R9 } \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{in}}=0 \mathrm{~V} \end{aligned}$ | 30 | 60 | 120 | $\mu \mathrm{A}$ | 3 |

(Note 1) Applied to I/O pins with "CMOS" output selected by mask option.
(Note 2) Pull-up MOS current and output buffer current are excluded
(Note 3) Applied to I/O pins "with Pull-up MOS" selected by mask option.

- INPUT/OUTPUT CHARACTERISTICS FOR HIGH VOLTAGE PIN
$\left(\mathrm{V}_{\mathrm{cc}}=2.7 \mathrm{~V}\right.$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}, \mathrm{Ta}_{\mathrm{a}}=-20$ to $+75^{\circ} \mathrm{C}$, if not specified. $)$

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Input "High" Voltage | $\mathrm{V}_{\text {IH }}$ | $\begin{aligned} & \mathrm{D}_{4} \sim \mathrm{D}_{15}, \mathrm{R}_{1} \\ & \mathrm{R} 2, \mathrm{R}_{\mathrm{A} 0}, \mathrm{R}_{\mathrm{A} 1} \end{aligned}$ |  | $0.85 \mathrm{~V}_{\text {cc }}$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
| Input "Low" Voltage | $V_{\text {IL }}$ | $\begin{aligned} & \mathrm{D}_{4} \sim \mathrm{D}_{15}, R_{1} \\ & R 2, R_{A 0}, R_{A 1} \end{aligned}$ |  | $V_{C C-40}$ | - | $0.15 V_{c c}$ | V |  |
| Output "High" Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{D}_{4} \sim \mathrm{D}_{15}$ | $-\mathrm{I}_{\mathrm{OH}}=15 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ | $\mathrm{V}_{\mathrm{CC}}-3.0$ | - | - | V |  |
|  |  |  | $-\mathrm{I}_{\mathrm{OH}}=2.5 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-1.0$ | - | - | V |  |
|  |  | $\mathrm{R} 0 \sim \mathrm{R} 2$ | $-\mathrm{IOH}=3 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ | $\mathrm{V}_{\mathrm{CC}}-3.0$ | - | - | V |  |
|  |  |  | $-{ }^{\text {OHH }}=0.5 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-1.0$ | - | - | V |  |
| Output "Low" Voltage | $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & \mathrm{D}_{4} \sim \mathrm{D}_{15} \\ & \mathrm{RO} \sim \mathrm{R}_{2} \end{aligned}$ | $\mathrm{V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ | - | - | $V_{c c}-37$ | V | 1 |
|  |  | $\begin{aligned} & D_{4} \sim D_{15} \\ & R O \sim R_{2} \end{aligned}$ | $150 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ | - | - | $V_{c c}-37$ | V | 2 |
| Input/Output Leakage Current | $\left\|I_{\text {IL }}\right\|$ | $\begin{aligned} & D_{4} \sim D_{15} \\ & R O \sim R_{2} \\ & R_{A 0}, R_{A 1} \end{aligned}$ | $V_{\text {in }}=V_{c c}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{Cc}}$ | - | - | 20 | $\mu \mathrm{A}$ | 3 |
| Pull Down MOS Current | $l_{d}$ | $\begin{aligned} & \mathrm{D}_{4} \sim \mathrm{D}_{15} \\ & \mathrm{RO}^{\sim} \sim \mathrm{R}_{2} \\ & \mathrm{R}_{\mathrm{A} 0}, \mathrm{R}_{\mathrm{A} 1} \end{aligned}$ | $\begin{aligned} & V_{\text {disp }}=V_{c c}-35 V \\ & V_{\text {in }}=V_{c c} \end{aligned}$ | 125 | 250 | 500 | $\mu \mathrm{A}$ | 4 |

(Note 1) Applied to I/O pins "with Pull-down MOS" selected by mask option.
(Note 2) Applied to I/O pins "without Pull-down MOS (PMOS Open Drain)" selected by mask option.
(Note 3) Pull-down MOS current and output buffer current are excluded.
(Note 4) Applied to I/O pins "with Pull-down MOS" selected by mask option.

- AC CHARACTERISTICS $\mathrm{V}_{\mathrm{Cc}}=2.7 \mathrm{~V}$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{Cc}}-\mathbf{4 0 V}$ to $\mathrm{V}_{\mathrm{cc}}, \mathrm{Ta}_{\mathrm{a}}=-\mathbf{2 0}$ to $+\mathbf{7 5}{ }^{\circ} \mathrm{C}$, if not specified.)

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Oscillation Frequency | $\mathrm{f}_{\mathrm{osc}}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  | 0.4 | 2 | 2.25 | MHz |  |
| Instruction Cycle Time | $\mathrm{t}_{\mathrm{cyc}}$ |  |  | 3.55 | 4 | 20 | $\mu \mathrm{s}$ |  |
| Oscillator Stabilization Time | $\mathrm{t}_{\mathrm{RC}}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  | - | - | 60 | ms | 1 |
| External Clock "High" Level Width | ${ }^{\text {t }}$ CPH | $\mathrm{OSC}_{1}$ |  | 205 | - | - | ns | 2 |
| External Clock "Low" Level Width | ${ }^{t} \mathrm{CPL}$ | $\mathrm{OSC}_{1}$ |  | 205 | - | - | ns | 2 |
| External Clock Rise Time | ${ }^{1} \mathrm{CPr}_{\mathrm{r}}$ | $\mathrm{OSC}_{1}$ |  | - | - | 20 | ns | 2 |
| External Clock Fall Time | ${ }^{\text {t }}$ CPf | $\mathrm{OSC}_{1}$ |  | - | - | 20 | ns | 2 |
| $\overline{\text { INTo }}$ "High" Level Width | $\mathrm{t}_{1 \mathrm{OH}}$ | $\overline{\text { INTo }}$ |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 3 |
| $\overline{\text { INTo }}$ "Low" Level Width | $\mathrm{t}_{10 \mathrm{~L}}$ | $\overline{\text { INT0 }}$ |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 3 |
| $\overline{\mathrm{INT}_{1}}$ "High" Level Width | $\mathrm{t}_{11 \mathrm{H}}$ | $\overline{\mathrm{NT}_{1}}$ |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 3 |
| $\overline{\text { INT }}{ }_{1}$ "Low" Level Width | $\mathrm{t}_{11 \mathrm{~L}}$ | $\overline{N^{\prime} T_{1}}$ |  | 2 | - | - | ${ }_{\text {t }}^{\text {cyc }}$ | 3 |
| RESET "High" Level Width | ${ }_{\text {trsth }}$ | RESET |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 4 |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ | all pins | $\begin{aligned} & f=1 \mathrm{MHz} \\ & V_{\text {in }}=0 \mathrm{~V} \end{aligned}$ | - | - | 15 | pF |  |
| RESET Fall Time | $t_{\text {RST }}$ |  |  | - | - | 15 | ms | 4 |

(Note 1) Oscillator stabilization time is the time until the oscillator stabilizes after $V_{C C}$ reaches 2.7 V at "Power-on", or after RESET input level goes "High" by resetting to quit the stop mode by MCU reset. At power ON or recovering from stop mode, apply RESET input more than tRC to obtain the necessary time for oscillator stabilization. The circuits used to measure the value are described below. When using crystal or ceramic filter oscillator, please ask a crystal oscillator maker's or ceramic filter maker's advice because oscillator stabilization time depends on the circuit constant and stray capacity.


Crystal: 2.097152 MHz DS-MGQ308 (Seiko Denshi)
Ceramic filter: CSA2.000MK (Murata) $R f=2 \mathrm{M} \Omega \pm 2 \%, R d=2.2 \mathrm{k} \Omega \pm 2 \%$ $R f=1 \mathrm{M} \Omega \pm 2 \%, \quad C_{1}=C_{2}=30 \mathrm{pF} \pm 20 \%$
$\mathrm{C}_{1}=10 \mathrm{pF} \pm 20 \%$
$C_{2}=10 \mathrm{pF} \pm 20 \%$
(Note 2)

(Note 4)


- SERIAL INTERFACE TIMING CHARACTERISTICS
$\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\right.$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{Ta}=-20$ to $+75^{\circ} \mathrm{C}$, if not specified.)
- At Transfer Clock Output

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Transfer Clock Cycle Time | ${ }^{\text {tseyc }}$ | $\overline{\text { SCK }}$ | (Note 2) | 1 | - | - | $\mathrm{t}_{\text {cyc }}$ | 1,2 |
| Transfer Clock "High" Level Width | ${ }^{\text {tSCKH }}$ | SCK | (Note 2) | 0.5 | - | - | ${ }^{\text {tscyc }}$ | 1, 2 |
| Transfer Clock "Low" Level Width | ${ }^{\text {t SCKL }}$ | SCK | (Note 2) | 0.5 | - | - | ${ }^{\text {tsayc }}$ | 1.2 |
| Transfer Clock Rise Time | ${ }^{\text {t }}$ SCKr | SCK | (Note 2) | - | - | 300 | ns | 1, 2 |
| Transfer Clock Fall Time | $\mathrm{t}_{\text {SCK }} \mathrm{f}$ | $\overline{\text { SCK }}$ | (Note 2) | - | - | 300 | ns | 1, 2 |
| Serial Output Data Delay Time | $t_{\text {DSO }}$ | SO | (Note 2) | - | - | 600 | ns | 1, 2 |
| Serial Input Data Set-up Time | ${ }_{\text {tssI }}$ | SI |  | 1000 | - | - | ns | 1 |
| Serial Input Data Hold Time | $\mathrm{t}_{\mathrm{HS} \text { I }}$ | SI |  | 500 | - | - | ns | 1 |

- At Transfer Clock Input

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Transfer Clock Cycle Time | ${ }^{\text {tscyc }}$ | SCK |  | 1 | - | - | $\mathrm{t}_{\text {cuc }}$ | 1 |
| Transfer Clock "High" Level Width | ${ }^{\text {tsCKH }}$ | SCK |  | 0.5 | - | - | ${ }^{\text {t Scyc }}$ | 1 |
| Transfer Clock "Low" Level Width | ${ }^{\text {tSCKL }}$ | $\overline{\text { SCK }}$ |  | 0.5 | - | - | ${ }^{\text {t Scyc }}$ | 1 |
| Transfer Clock Rise Time | ${ }^{\text {tsCKr }}$ | $\overline{\text { SCK }}$ |  | - | - | 300 | ns | 1 |
| Transfer Clock Fall Time | ${ }^{\text {tsCK }}$ f | $\overline{\text { SCK }}$ |  | - | - | 300 | ns | 1 |
| Serial Output Data Delay Time | $t_{\text {DSo }}$ | SO | (Note 2) | - | - | 600 | ns | 1, 2 |
| Serial Input Data Set-up Time | $\mathrm{t}_{\text {SSI }}$ | SI |  | 1000 | - | - | ns | 1 |
| Serial Input Data Hold Time | $\mathrm{t}_{\mathrm{HSI}}$ | SI |  | 500 | - | - | ns | 1 |

(Note 1) Timing Diagram of Serial Interface

${ }^{*} \mathrm{~V}_{\mathrm{CC}}-0.5 \mathrm{~V}$ and 0.4 V are the threshold voltage for transfer clock output. $0.85 \mathrm{~V}_{\mathrm{CC}}$ and $0.15 \mathrm{~V}_{\mathrm{CC}}$ are the threshold voltage for transfer clock input.
(Note 2) Timing Load Circuit

$$
\begin{array}{ll}
\text { Test } \\
\text { Point }
\end{array}
$$

- ChARACTERISTICS CURVE (REFERENCE DATA)


Icc vs. V CC Characteristics
(Crystal, Ceramic Filter Oscillator)

-Ip (Pull-up MOS Current) vs.
$V_{\text {CC }}$ Characteristics

$I_{\text {OL }}$ min. vs. $V_{\text {OL }}$ Characteristics
(Standard Pin)


ISBY vs. $V_{C C}$ Characteristics (Crystal, Ceramic Filter Oscillator)

$I_{d}$ (Pull-down MOS Current) vs. ( $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\text {disp }}$ ) Characteristics

$-\mathrm{IOH}_{\mathrm{OH}}$ min. vs. $\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OH}}\right)$ Characteristics (Standard Pin "CMOS")

$-\mathrm{I}_{\mathrm{OH}} \mathrm{min}$. vs. $\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OH}}\right)$ Characteristics ( $\mathrm{D}_{4} \sim \mathrm{D}_{15}$ Pins)

$-\mathrm{I}_{\mathrm{OH}} \mathrm{min}$. vs. $\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OH}}\right)$ Characteristics (R0~R2 Pins)

- HMCS402AC ELECTRICAL CHARACTERISTICS


| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Input "High" <br> Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\frac{\overline{\mathrm{RESET}}, \overline{\mathrm{SCK}}}{\mathrm{INT}_{0}},$ |  | $0.7 \mathrm{~V}_{\mathrm{cc}}$ | $\cdots$ | $V_{\text {cc }}+0.3$ | $\checkmark$ |  |
|  |  | SI |  | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | - | $\mathrm{V}_{\mathrm{Cc}}+0.3$ | V |  |
|  |  | $\mathrm{OSC}_{1}$ |  | $\mathrm{V}_{\text {cc }}-0.5$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
| Input "Low" <br> Voltage | $V_{\text {IL }}$ | $\frac{\mathrm{RESET}, \overline{\mathrm{SCK}}}{\mathrm{INT}_{0}},$ |  | -0.3 | - | 0.22 V cc | V |  |
|  |  | SI |  | -0.3 | - | $0.22 \mathrm{~V}_{\mathrm{cc}}$ | v |  |
|  |  | $\mathrm{OSC}_{1}$ |  | -0.3 | - | 0.5 | V |  |
| Output "High" Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\overline{\text { SCK, SO }}$ | $-^{-1}{ }^{\text {OH }}=1.0 \mathrm{~mA}$ | $V_{\text {cc }}-1.0$ | - | - | V |  |
|  |  |  | $-\mathrm{I}_{\mathrm{OH}}=0.01 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{cc}}-0.3$ | - | - | V |  |
| $\begin{aligned} & \text { Output "Low" } \\ & \text { Voltage } \end{aligned}$ | VoL | $\overline{\text { SCK, SO }}$ | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ | - | - | 0.4 | V |  |
| Input/Output Leakage Current | \|ILI | RESET, SCK, $\overline{\text { INTo }}, \overline{\text { INT }}$ SI, SO, OSC1 | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{Cc}}$ | - | - | 1 | $\mu \mathrm{A}$ | 1 |
| Current Dissipation in Active Mode | Icc | $\mathrm{V}_{\text {cc }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{osc}}=6 \mathrm{MHz} \end{aligned}$ | - | - | 3.0 | mA | 2,6 |
| Current <br> Dissipation in Standby Mode | $I_{\text {SBY1 }}$ | $V_{\text {cc }}$ | Maximum Logic Operation $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{osc}}=6 \mathrm{MHz} \end{aligned}$ | - | - | 1.8 | mA | 3,6 |
|  | $I_{\text {SBY2 }}$ | $\mathrm{V}_{\mathrm{cc}}$ | Minimum Logic Operation $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{OSC}}=6 \mathrm{MHz} \end{aligned}$ | - | - | 1.35 | mA | 4,6 |
| Current Dissipation in Stop Mode | $\mathrm{I}_{\text {stop }}$ | $\mathrm{V}_{\text {cc }}$ | $\begin{aligned} & \mathrm{V}_{\text {in }}(\overline{\mathrm{TEST}})=\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\text {in }}(\mathrm{RESET})=0 \mathrm{~V} \text { to } 0.3 \mathrm{~V} \end{aligned}$ | - | - | 10 | $\mu \mathrm{A}$ | 5 |
| Stop Mode Retain Voltage | $\mathrm{V}_{\text {stop }}$ | $\mathrm{V}_{\text {cc }}$ |  | 2 | - | - | V |  |

(Note 1) Pull-up MOS current and output buffer current are excluded.
(Note 2) The MCU is in the reset state. The input/output current does not flow. Test Conditions: MCU state; - Reset state in Operation Mode Pin state; - RESET, TEST ... $V_{\text {CC }}$ voltage
$D_{0} \sim D_{3}, R 3 \sim R 9 \cdots V_{C C}$ voltage

- $D_{4} \sim D_{15}, R 0 \sim R 2, R_{A 0}, R_{A 1} \cdots V_{\text {disp }}$ voltage
(Note 3) The timer/counter operate with the fastest clock and input/output current does not flow
Test Conditions: MCU state; Standby Mode
- Input/Output; Reset state
- TIMER-A; $\div 2$ prescaler divide ratio
- TIMER-B; $\div 2$ prescaler divide ratio
- SERIAL Interface ; Stop

Pinstate: - RESET ... GND voltage

- TEST $\ldots V_{\propto}$ voltage
- $D_{0} \sim D_{3}, R 3 \sim R 9 \cdots V_{C C}$ voltage
$\bullet_{D_{4}} \sim D_{15}, R 0 \sim R 2, R_{A 0}, R_{A 1} \cdots V_{\text {disp }}$ voltage
(Note 4) The timer/counter operate with the slowest clock and input/output current does not flow. Test Conditions: MCU state; - Standby Mode
- Standby Mode
- Input/Output; Reset state
- TIMER-A; $\div 2048$ prescaler divide ratio
- TIMER-B; $\div 2048$ prescaler divide ratio
- SERIAL Interface ; Stop

Pin state: RESET... GND voltage

- TEST ... $V_{\text {CC }}$ voltage
- $D_{0} \sim D_{3}, R 3 \sim R 9 \ldots V_{\mathcal{C}}$ voltage
- $D_{4} \sim D_{15}, R 0 \sim R 2, R_{A O}, R_{A 1} \cdots V_{\text {disp }}$ voltage
(Note 5) Pull-down MOS current is excluded.
(Note 6) When $f_{\text {osc }}=x[M H z]$, the Current Dissipation in Operation mode and Standby mode are estimated as follows
max. value $\left(f_{\text {osc }}=x[M H z]\right)=\frac{x}{6} \times \max$. value $\left(f_{\text {osc }}=6[M H z]\right)$
- INPUT/OUTPUT CHARACTERISTICS FOR STANDARD PIN
$\left(\mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}\right.$ to $\mathbf{6 V}, \mathrm{GND}=\mathbf{0 V}, \mathrm{V}_{\text {disp }}=\mathrm{V}_{\mathbf{c c}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{Cc}}, \mathbf{T a}_{\mathrm{a}}=\mathbf{- 2 0}$ to $+\mathbf{7 5}{ }^{\circ} \mathrm{C}$, if not specified.)

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| $\begin{aligned} & \text { Input "High" } \\ & \text { Voltage } \end{aligned}$ | $\mathrm{V}_{\text {IH }}$ | $\begin{aligned} & D_{0} \sim D_{3}, \\ & R 3 \sim R 5, R 9 \end{aligned}$ |  | $0.7 \mathrm{~V}_{\mathrm{cc}}$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
| Input "Low" Voltage | $V_{\text {IL }}$ | $\begin{aligned} & D_{0} \sim D_{3}, \\ & R 3 \sim R 5, R 9 \end{aligned}$ |  | -0.3 | - | $0.22 V_{c c}$ | V |  |
| Output "High" <br> Voltage | V OH | $\begin{aligned} & D_{0} \sim D_{3}, \\ & R 3 \sim R 8 \end{aligned}$ | $-\mathrm{I}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ | $V_{c c}-1.0$ | - | - | V | 1 |
|  |  | $\begin{aligned} & D_{0} \sim D_{3}, \\ & R 3 \sim R 8 \end{aligned}$ | $-\mathrm{I}_{\mathrm{OH}}=0.01 \mathrm{~mA}$ | $V_{c c}-0.3$ | - | - | V | 1 |
| Output "Low" Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & D_{0} \sim D_{3}, \\ & R 3 \sim R 8 \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ | - | - | 0.4 | V |  |
| Input/Output Leakage Current | $\\| I_{\text {IL }} \mid$ | $\begin{aligned} & D_{0} \sim D_{3}, \\ & R 3 \sim R 9 \end{aligned}$ | $V_{\text {in }}=O V$ to $V_{C C}$ | - | - | 1 | $\mu \mathrm{A}$ | 2 |
| $\begin{aligned} & \text { Pull-Up MOS } \\ & \text { Current } \end{aligned}$ | $-I_{p}$ | $\begin{aligned} & D_{0} \sim D_{3}, \\ & R 3 \sim R 9 \end{aligned}$ | $\begin{aligned} & V_{c c}=5 V \\ & V_{\text {in }}=0 V \end{aligned}$ | 30 | 60 | 120 | $\mu \mathrm{A}$ | 3 |

(Note 1) Applied to I/O pins with "CMOS" Output selected by mask option.
(Note 2) Pull-up MOS current and output buffer current are excluded.
(Note 3) Applied to I/O pins "with Pull-up MOS" selected by mask option.

- INPUT/OUTPUT CHARACTERISTICS FOR HIGH VOLTAGE PIN
$\left(\mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}\right.$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}, \mathrm{Ta}=-20$ to $+75^{\circ} \mathrm{C}$, if not specified.)

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Input "High" Voltage | $\mathrm{V}_{1 \mathrm{H}}$ | $\begin{aligned} & D_{4} \sim D_{15}, R_{1} \\ & R 2, R_{A 0}, R_{A 1} \\ & \hline \end{aligned}$ |  | $0.7 \mathrm{~V}_{\text {cc }}$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
| $\begin{aligned} & \text { Input "Low" } \\ & \text { Voltage } \end{aligned}$ | $V_{\text {IL }}$ | $\begin{aligned} & \mathrm{D}_{4} \sim \mathrm{D}_{15}, \mathrm{Ri}_{1} \\ & R 2, R_{A 0}, R_{A 1} \end{aligned}$ |  | $\mathrm{V}_{\mathrm{CC}}-40$ | - | 0.22 V cc | v |  |
| Output "High" <br> Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{D}_{4} \sim \mathrm{D}_{15}$ | $-\mathrm{I}_{\mathrm{OH}}=15 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ | $\mathrm{V}_{\mathrm{CC}}-3.0$ | - | - | V |  |
|  |  |  | $-\mathrm{l}_{\mathrm{OH}}=9 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{Cc}}-2.0$ | - | - | V |  |
|  |  | $\mathrm{R} 0 \sim \mathrm{R} 2$ | $-\mathrm{I}_{\mathrm{OH}}=3 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ | $\mathrm{V}_{\mathrm{CC}}-3.0$ | - | - | V |  |
|  |  |  | $-\mathrm{IOH}^{\text {a }}=1.8 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-2.0$ | - | - | V |  |
| Output "Low" <br> Voltage | $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & D_{4} \sim D_{15} \\ & R O \sim R 2 \end{aligned}$ | $\mathrm{V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ | - | - | $V_{c c}-37$ | V | 1 |
|  |  | $\begin{aligned} & \mathrm{D}_{4} \sim \mathrm{D}_{15} \\ & \mathrm{RO} \sim \mathrm{R} 2 \end{aligned}$ | $150 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ | - | - | $\mathrm{V}_{\mathrm{cc}}-37$ | v | 2 |
| Input/Output Leakage Current | 1 ILI | $\begin{aligned} & \mathrm{D}_{4} \sim \mathrm{D}_{15} \\ & \mathrm{RO}_{0} \sim \mathrm{R}_{2} \\ & \mathrm{R}_{\mathrm{AO}}, \mathrm{R}_{\mathrm{A} 1} \end{aligned}$ | $V_{\text {in }}=V_{c c}-40 \mathrm{~V}$ to $\mathrm{V}_{\text {cc }}$ | - | - | 20 | $\mu \mathrm{A}$ | 3 |
| Pull Down MOS Current | $l_{\text {d }}$ | $\begin{aligned} & D_{4} \sim D_{15} \\ & R 0 \sim R_{2} \\ & R_{A 0}, R_{A 1} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-35 \mathrm{~V} \\ & \mathrm{~V}_{\text {in }}=\mathrm{V}_{\mathrm{cc}} \end{aligned}$ | 125 | 250 | 500 | $\mu \mathrm{A}$ | 4 |

(Note 1) Applied to I/O pins "with Pull-down MOS" selected by mask option.
(Note 2) Applied to I/O pins "without Pull-down MOS (PMOS Open Drain)" selected by mask option.
(Note 3) Pull-down MOS current and output buffer current are excluded.
(Note 4) Applied to I/O pins "with Pull-down MOS" selected by mask option.

- AC CHARACTERISTICS ( $\mathrm{V}_{\mathbf{c c}}=4.5 \mathrm{~V}$ to $\mathbf{6 V}$, $\mathrm{GND}=\mathbf{0 V}, \mathrm{V}_{\text {disp }}=\mathrm{V}_{\mathbf{c c}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}, \mathbf{T a}=-20$ to $+75^{\circ} \mathrm{C}$, if not specified. )

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Oscillation Frequency | $f_{\text {osc }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  | 0.4 | 6 | 6.2 | MHz |  |
| Instruction Cycle Time | $\mathrm{t}_{\mathrm{cyc}}$ |  |  | 1.29 | 1.33 | 20 | $\mu \mathrm{s}$ |  |
| Oscillator Stabilization Time | $\mathrm{t}_{\text {RC }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  | - | - | 20 | ms | 1 |
| External Clock "High" Level Width | ${ }^{\text {t CPH }}$ | OSC ${ }_{1}$ |  | 70 | - | - | ns | 2 |
| External Clock "Low" Level Width | ${ }^{\text {t CPL }}$ | $\mathrm{OSC}_{1}$ |  | 70 | - | - | ns | 2 |
| External Clock Rise Time | ${ }^{\text {t }}$ Pr | $\mathrm{OSC}_{1}$ |  | - | - | 20 | ns | 2 |
| External Clock Fall Time | ${ }^{\text {t }}$ CPf | $\mathrm{OSC}_{1}$ |  | - | - | 20 | ns | 2 |
| $\overline{\text { INTo }}$ "High" Level Width | $\mathrm{t}_{10 \mathrm{H}}$ | $\overline{\mathrm{NT}}{ }_{0}$ |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 3 |
| $\overline{\text { INT0 }}$ "Low" Level Width | $\mathrm{t}_{10 \mathrm{~L}}$ | $\overline{\mathrm{INTo}}$ |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 3 |
| $\overline{\text { NTT }}$ "High" Level Width | $\mathrm{t}_{11 \mathrm{H}}$ | $\overline{\text { NT }} 1$ |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 3 |
|  | $\mathrm{t}_{11 \mathrm{~L}}$ | $\overline{\text { NTM }}$ |  | 2 | - | - | $\mathrm{t}_{\text {cyc }}$ | 3 |
| RESET "High" Level Width | $\mathrm{t}_{\text {RSTH }}$ | RESET |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 4 |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ | all pins | $\begin{aligned} & f=1 \mathrm{MHz} \\ & V_{\text {in }}=0 \mathrm{~V} \end{aligned}$ | - | - | 15 | pF |  |
| RESET Fall Time | $\mathrm{t}_{\text {RST }}$ |  |  | - | - | 20 | ms | 4 |

(Note 1) Oscillator stabilization time is the time until the oscillator stabilizes after $V_{C C}$ reaches 4.5V at "Power-on", or after RESET input level goes "High" by resetting to quit the stop mode by MCU reset. At power ON or recovering from stop mode, apply RESET input more than tRC to obtain the necessary time for oscillator stabilization. The circuits used to measure the value are described below. When using crystal or ceramic filter oscillator, please ask a crystal oscillator maker's or ceramic filter maker's advice because oscillator stabilization time depends on the circuit constant and stray capacity.


Crystal: 6.0 MHz NC-18C (Nihon Denpa Kogyo)

| Rf : | $1 M \Omega \pm 2 \%$ |
| :--- | :--- |
| $C_{1}:$ | $20 p F \pm 20 \%$ |
| $C_{2}:$ | $20 p F \pm 20 \%$ |

Ceramic filter oscillator


Ceramic filter: CSA6.00MG (Murata)

$$
\begin{aligned}
& \mathrm{Rf}: 1 \mathrm{M} \Omega \pm 2 \% \\
& \mathrm{C}_{1}: 30 \mathrm{pF} \pm 20 \% \\
& \mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%
\end{aligned}
$$


(Note 4)


## HITACHI

- SERIAL INTERFACE TIMING CHARACTERISTICS
$\left(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\right.$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{Ta}=-20$ to $+75^{\circ} \mathrm{C}$, if not specified.)
- At Transfer Clock Output

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Transfer Clock Cycle Time | ${ }^{\text {tseyc }}$ | $\overline{\text { SCK }}$ | (Note 2) | 1 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 1, 2 |
| Transfer Clock "High" Level Width | ${ }^{\text {tscKH}}$ | SCK | (Note 2) | 0.5 | - | - | ${ }^{\text {t Scyc }}$ | 1, 2 |
| Transfer Clock "Low" Level Width | ${ }^{\text {t SCKL }}$ | SCK | (Note 2) | 0.5 | - | - | ${ }^{\text {tscyc }}$ | 1, 2 |
| Transfer Clock Rise Time | ${ }^{\text {tsCKR }}$ | $\overline{\text { SCK }}$ | (Note 2) | - | - | 100 | ns | 1,2 |
| Transfer Clock Fall Time | ${ }^{\text {t SCK }}{ }^{\text {f }}$ | SCK | (Note 2) | - | - | 100 | ns | 1,2 |
| Serial Output Data Delay Time | $t_{\text {DSO }}$ | SO | (Note 2) | - | - | 250 | ns | 1, 2 |
| Serial Input Data Set-up Time | ${ }_{\text {tssi }}$ | SI |  | 300 | - | - | ns | 1 |
| Serial Input Data Hold Time | $\mathrm{t}_{\mathrm{HSI}}$ | SI |  | 150 | - | - | ns | 1 |

- At Transfer Clock Input

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\min$ | typ | max |  |  |
| Transfer Clock Cycle Time | ${ }^{\text {t }}$ Scyc | $\overline{\text { SCK }}$ |  | 1 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 1 |
| Transfer Clock "High" Level Width | ${ }^{\text {tSCKH }}$ | $\overline{\text { SCK }}$ |  | 0.5 | - | - | ${ }^{\text {t Scyc }}$ | 1 |
| Transfer Clock "Low" Level Width | $\mathrm{t}_{\text {SCKL }}$ | $\overline{\text { SCK }}$ |  | 0.5 | - | - | ${ }^{\text {tscyc }}$ | 1 |
| Transfer Clock Rise Time | ${ }^{\text {tsCKr }}$ | $\overline{\text { SCK }}$ |  | - | - | 100 | ns | 1 |
| Transfer Clock Fall Time | $\mathrm{t}_{\text {SCK }}$ | $\overline{\text { SCK }}$ |  | - | - | 100 | ns | 1 |
| Serial Output Data Delay Time | $\mathrm{t}_{\text {DSo }}$ | SO | (Note 2) | - | - | 250 | ns | 1, 2 |
| Serial Input Data Set-up Time | $\mathrm{t}_{\text {SSI }}$ | SI |  | 300 | - | - | ns | 1 |
| Serial Input Data Hold Time | $\mathrm{t}_{\mathrm{HSI}}$ | SI |  | 150 | - | - | ns | 1 |

(Note 1) Timing Diagram of Serial Interface


* $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$ and 0.8 V are the threshold voltage for transfer clock output. $0.7 \mathrm{~V}_{\mathrm{CC}}$ and $0.22 \mathrm{~V}_{\mathrm{CC}}$ are the threshold voltage for transfer clock input.
(Note 2) Timing Load Circuit
Test


## HMCS402C/HMCS402CL/HMCS402AC

- CHARACTERISTICS CURVE (REFERENCE DATA)


ICC vs. V CC Characteristics
(Crystal, Ceramic Filter Oscillator)

$-I_{p}$ (Pull-up MOS Current) vs.
$V_{\text {cc }}$ Characteristics

$I_{O L}$ min. vs. VOL Characteristics
(Standard Pin)

$I_{\text {SBY }}$ vs. $V_{\text {CC }}$ Characteristics (Crystal, Ceramic Filter Oscillator)

$I_{d}$ (Pull-down MOS Current) vs. ( $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\text {disp }}$ ) Characteristics

$-\mathrm{I}_{\mathrm{OH}}$ min vs. $\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OH}}\right)$ Characteristics (Standard Pin "CMOS")


- DESCRIPTION OF PIN FUNCTIONS

Input and output signals of MCU are described below.

- GND, $\mathbf{V}_{\mathbf{C c}}, \mathrm{V}_{\text {disp }}$

These are Power Supply Pins. Connect GND pin to Earth $(0 \mathrm{~V})$ and apply $\mathrm{V}_{\mathrm{CC}}$ power supply voltage to $\mathrm{V}_{\mathrm{CC}}$ pin. $\mathrm{V}_{\mathrm{disp}}$ is an power supply for high voltage Input/Output pins with maximum voltage of $\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$. $\mathrm{V}_{\mathrm{disp}}$ pin can be also used as $R_{A 1}$ pin by mask option. For details, see "INPUT/OUTPUT".

- TEST

TEST pin is not for user's application. TEST must be connected to $\mathrm{V}_{\mathrm{CC}}$.

- RESET

RESET pin is used to reset MCU. For details, see "RESET".

## - OSC $_{1}$, OSC $_{2}$

These are Input pins to the internal oscillator circuit. They can be connected to crystal resonator, ceramic filter resonator $\mathrm{R}_{\mathrm{f}}$ oscillator (applicable only to the HMCS402C), or external oscillator circuit. Select the circuit of MCU by mask option corresponding to the oscillator type. For details, see "INTERNAL OSCILLATOR CIRCUIT."

## - D-port ( $\mathrm{D}_{0}$ to $\mathrm{D}_{15}$ )

D-port is a 1-bit Input/Output common port. $D_{0}$ to $D_{3}$ are standard type, $\mathrm{D}_{4}$ to $\mathrm{D}_{15}$ are for high voltage. Each pin has the mask option to select its circuit type. For details, See "INPUT/ OUTPUT".

## - R-port (RO to RA)

R-port is a 4 -bit Input/Output port. (only RA is 2 -bit construction.) R0 and R6 to R8 are output ports, R9 to RA are input ports, and R1 to R5 are Input/Output common ports. R0 to R2 and RA are the high voltage ports, R3 to R9 are the standard ports. Each pin has the mask option to select its cir-

cuit type. $\mathrm{R}_{32}, \mathrm{R}_{33}, \mathrm{R}_{40}, \mathrm{R}_{41}$ and $\mathrm{R}_{42}$ are also available as $\overline{\mathrm{INT}_{0}}, \overline{\mathrm{INT}_{1}}, \overline{\mathrm{SCK}}, \mathrm{SI}$ and SO respectively. For details, see "INPUT/OUTPUT".

- $\overline{\mathbf{I N T}_{0}}, \overline{\mathbf{I N T}_{1}}$

These are the input pins to interrupt MCU operation externally. $\overline{\mathrm{INT}} \mathrm{I}_{1}$ can be used as an external event input pin for TIMER-B. $\overline{\mathrm{INT}_{0}}$ and $\overline{\mathrm{INT}} 1$ are also available as $\mathrm{R}_{32}$, and $\mathrm{R}_{33}$ respectively. For details, See "INTERRUPT".

## - $\overline{\text { SCK }}, \mathbf{S I}, \mathbf{S O}$

These are Transfer clock I/O pin (SCK), serial data input pin (SI) and serial data output pin (SO) used for serial interface. $\overline{S C K}$, SI, and SO are also available as $\mathrm{R}_{40}, \mathrm{R}_{41}$ and $\mathrm{R}_{42}$ respectively. For details, see "SERIAL INTERFACE".

- ROM MEMORY MAP

MCU includes 2048 words $\times 10$ bits ROM. ROM memory map is illustrated in Fig. 1 and described in the following paragraph.

- Vector Address Area ..... \$0000 to \$000F

When MCU is reset or an interrupt is serviced, the program is executed from the vector address. Program the JMPL instructions branching to the starting addresses of reset routine or of interrupt routines.

- Zero-Page Subroutine Area ..... \$0000 to \$003F

CAL instruction allows to branch to the subroutines in $\$ 0000$ to $\$ 003 \mathrm{~F}$.

- Pattern Area ..... \$0000 to \$07FF

P instruction allows referring to the ROM data in $\$ 0000$ to $\$ 07 \mathrm{FF}$ as a pattern.

- Program Area ...... \$0000 to \$07FF


Fig. 1 ROM Memory Map

- RAM MEMORY MAP

MCU includes 160 digits $\times 4$ bits RAM as the data area and stack area. In addition to these areas, interrupt control bits
and special registers are also mapped on the RAM memory space. RAM memory map is illustrated in Fig. 2 and described in the following paragraph.


Fig. 2 RAM Memory Map


Fig. 3 Configuration of Interrupt Control Bit Area

- Interrupt Control Bit Area ..... \$000 to \$003

This area is used for interrupt controls, and is illustrated in Fig.3. It is accessable only by RAM bit manipulation instruction. However, the interrupt request flag cannot be set by software.

## - Special Register Area ..... \$004 to \$00B

Special Register is a mode or a data register for the external interrupt, the serial interface, and the timer/counter. These registers are classified into 3 types: Write-only, Read-only, and Read/Write as shown in Fig. 2. These registers cannot be accessed by RAM bit manipulation instruction.

- Data Area ..... \$020 to \$07F

16 digits of $\$ 020$ to $\$ 02 \mathrm{~F}$ are called memory register (MR) and accessable by LAMR and XMRA instructions.

## - Stack Area .... \$3C0 to \$3FF

Stack Area is used for LIFO stacks with the contents of the program counter ( PC ), status (ST) and carry (CA) when processing subroutine call and interrupt. As 1 level requires 4 digits, this stack area is nested to 16 level-stack max. The data pushed in the stack and LIFO stack state are provided in Fig. 4. The program counter is restored by RTN and RTNI instructions. Status and Carry are restored only by RTNI instruction. The area, not used for stacking, is available as a data area.

| emory Register |  |  |
| :---: | :---: | :---: |
| 32 | MR(0) | \$ 020 |
|  | MR(1) | \$ 021 |
| 34 | MR(2) | \$ 022 |
| 35 | MR(3) | \$ 023 |
| 36 | MR(4) | \$ 024 |
| 37 | MR(5) | \$ 025 |
| 38 | MR(6) | \$ 026 |
| 39 | MR(7) | \$ 027 |
| 40 | MR(8) | \$ 028 |
| 41 | MR(9) | \$ 029 |
| 42 | MR(10) | \$ 02A |
| 43 | MR(11) | \$ 02B |
| 44 | MR(12) | \$ 02C |
| 45 | MR(13) | \$ 02D |
| 46 | MR(14) | \$ 02E |
| 47 | MR(15) | \$ 02F |


| Stack Area |
| :--- |
| Level 16 <br> Level 15 <br> Level 14 <br> Level 13 <br> Level 12 <br> Level 11 <br> Level 10 <br> Level 9 <br> Level 8 <br> Level 7 <br> Level 6 <br> Level 5 <br> Level 4 <br> Level 3 <br> Level 2 <br> Level 1$\$ 3 F F$ |

[^2]Fig. 4 Configuration of Memory Register, Stack Area and Stack Position

## - REGISTER AND FLAG

The MCU has nine registers and two flags for the CPU operations. They are illustrated in Fig. 5 and described in the following paragraphs.

- Accumulator (A), B Register (B)

Accumulator and B Register are 4-bit registers used to hold the results of Arithmetic Logic Unit (ALU), and to transfer data to/from memories, $\mathrm{I} / \mathrm{O}$ and other registers.

- W Register (W), X Register (X), Y Register (Y)

W Register is 2-bit, and $\mathbf{X}$ and Y Register are 4 -bit registers used for indirect addressing of RAM. Y register is also used for D-port addressing. W Register is write only and cannot be read.

## - SPX Register (SPX), SPY Register (SPY)

SPX and SPY Register are 4-bit registers used to assist $X$ and Y Register respectively.

- Carry (CA)

Carry (CA) stores the overflow of ALU generated by the arithmetic operation. It is also affected by SEC, REC, ROTL and ROTR instructions.

During interrupt servicing, Carry is pushed onto the stack and restored back from the stack by RTNI instruction. (It's not affected by RTN instruction.)

## - Status (ST)

Statups (ST) holds the ALU overflow, ALU non-zero and the results of bit test instruction for the arithmetic or compare instruction. It is used for a branch condition of BR, BRL, CAL or CALL instructions. The value of the Status remains unchanged until the next arithmetic, compare or bit test instruction is executed. Status becomes " 1 " after the BR, BRL, CAL or CALL instruction has been executed (irrespective of its execution/ skip). During the interrupt servicing, Status is pushed onto the


Fig. 5 Register and Flags
stack and restored back from the stack by RTNI instruction. (It's not affected by RTN instruction.)

- Program Counter (PC)

Program Counter is a 14 -bit binary counter for ROM addressing.

## - Stack Pointer (SP)

Stack Pointer is used to point the address of the next stacking area up to 16 levels.

The Stack Pointer is initialized to locate $\$ 3 F F$ on the RAM address, and is decremented by 4 as data pushed into the stack, and incremented by 4 as data restored back from the stack.

## - INTERRUPT

The MCU can be interrupted by five different sources: the external signals ( $\overline{\mathrm{INT}_{0}}, \overline{\mathrm{INT}_{1}}$ ), timer/counter (TIMER-A, TIMER-B), and serial interface (SERIAL). In each sources, the Interrupt Request Flag, Interrupt Mask and interrupt vector address will be used to control and maintain the interrupt request. The Interrupt Enable Flag is also used to control the total interrupt operations.

## - Interrupt Control Bit and Interrupt Service

The interrupt control bit is mapped on $\$ 000$ to $\$ 003$ of the RAM address and accessable by RAM bit manipulation instruction. (The Interrupt Request Flag (IF) cannot be set by software.) The Interrupt Enable Flag (I/E) and Interrupt Request Flag (IF) are set to "0", and the Interrupt Mask (IM) is set to " 1 " at the initialization by MCU reset.

Fig. 6 shows the interrupt block diagram. Table 1 shows the interrupt priority and vector addresses, and Table 2 shows the conditions that the interrupt service is executed by any one of the five interrupt sources.

The interrupt request is generated when the Interrupt Request Flag is set to "1" and the Interrupt Mask is " 0 ". If the Interrupt Enable Flag is " 1 ", then the interrupt will be activated and vector addresses will be generated from the priority PLA corresponding to the five interrupt sources.

Fig. 7 shows the interrupt services sequence, and Fig. 8 shows the interrupt flowchart. If the interrupt is requested, the instruction finishes its execution in the first cycle. The Interrupt Enable Flag is reset in the second cycle. In the second and third cycles, the Carry, Status and Program Counter are pushed onto the stack. In the third cycle, the instruction is executed again after jumping to the vector address.

In each vector address, program JMPL instruction to branch to a starting address of the interrupt routine. The Interrupt Request Flag which caused the interrupt service has to be reset by software in the interrupt routine.


Fig. 6 Interrupt Circuit Block Diagram

Table 1. Vector Addresses and Interrupt Priority

| Reset , Interrupt | Priority | Vector addresses |
| :---: | :---: | :---: |
| RESET | - | $\$ 0000$ |
| $\overline{N_{N}}$ | 1 | $\$ 0002$ |
| $\overline{N_{0}} T_{1}$ | 2 | $\$ 0004$ |
| TIMER-A | 3 | $\$ 0006$ |
| TIMER-B | 4 | $\$ 0008$ |
| SERIAL | 5 | $\$ 000 C$ |

Table 2. Conditions of Interrupt Service

| $\qquad$ | $\overline{\text { INTo }}$ | $\overline{\mathrm{INT}_{1}}$ | TIMER-A | TIMER-B | SERIAL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| I/E | 1 | 1 | 1 | 1 | 1 |
| IFO. $\overline{\text { MO }}$ | 1 | 0 | 0 | 0 | 0 |
| IF1. $\overline{\mathrm{MM} 1}$ | * | 1 | 0 | 0 | 0 |
| IFTA • $\overline{\text { MTA }}$ | * | * | 1 | 0 | 0 |
| IFTB • IMTB | * | * | * | 1 | 0 |
| IFS • $\overline{\mathrm{MMS}}$ | * | * | * | * | 1 |



- Interrupt Enable Flag (I/E: $\mathbf{\$ 0 0 0 , 0}$ )

The Interrupt Enable Flag controls enable/disable of all interrupt requests as shown in Table 3. The Interrupt Enable Flag is reset by.the interrupt servicing and set by RTNI instruction.

Table 3. Interrupt Enable Flag

| Interrupt Enable Flag | Interrupt Enable/Disable |
| :---: | :---: |
| 0 | Disable |
| 1 | Enable |

- External Interrupt ( $\overline{\mathrm{INT}}_{0}^{-}, \overline{\mathrm{INT}}_{1}$ )

To use external interrupt, select $\mathrm{R}_{32} / \overline{\mathrm{INT}_{0}}, \mathrm{R}_{33} / \overline{\mathrm{INT}_{1}}$ port for $\overline{\mathrm{INT}_{0}}, \overline{\mathrm{INT}_{1}}$ mode by setting the Port Mode Register (PMR: \$004).

The External Interrupt Request Flags (IF0, IF1) are set at the falling edge of $\overline{\mathrm{INT}} \mathrm{I}_{0}, \overline{\mathrm{INT}_{1}}$ inputs.
$\overline{\mathrm{INT}}{ }_{1}$ input can be used as a clock signal input of TIMER-B. Then, TIMER-B counts up at each falling edge of input. When using $\overline{I N T}_{1}$ as TIMER-B external event, an External Interrupt Mask (IM1) has to be set so that the interrupt request by $\overline{\text { INT }_{1}}$ will not be accepted.

- External Interrupt Request Flag (IF0: $\mathbf{\$ 0 0 0}, \mathbf{2}$, IF1: $\mathbf{\$ 0 0 1 , 0}$ The External Interrupt Request Flags (IF0, IF1) are set at the falling edges of $\overline{\mathrm{NNT}_{0}}, \overline{\mathrm{INT}_{1}}$ inputs respectively.
- External Interrupt Mask (IMO: $\$ 000,3$, IM1: $\$ 001,1$ )

The External Interrupt Mask is used to mask the external interrupt requests.

Table 4. External Interrupt Request Flag

| External Interrupt Request Flags | Interrupt Requests |
| :---: | :---: |
| 0 | No |
| 1 | Yes |

Table 5. External Interrupt Mask

| External Interrupt Masks | Interrupt Requests |
| :---: | :---: |
| 0 | Enable |
| 1 | Disable (masks) |

- Port Mode Register (PMR: \$004)

The Port Mode Register is a 4-bit write-only register which controls the $\mathrm{R}_{32} / \overline{\mathrm{INT}_{0}}$ pin, $\mathrm{R}_{33} / \overline{\mathrm{INT}}_{1}$ pin, $\mathrm{R}_{41} / \mathrm{SI}$ pin and $\mathrm{R}_{42}$ / SO pin as shown in Table 6. The Port Mode Register will be initialized to $\$ 0$ by MCU reset, so that all these pins are set to a port mode.

Table 6. Port Mode Register

| PMR | $\mathrm{R}_{33} / \overline{\mathrm{NT}_{1}}$ pin |
| :---: | :---: |
| bit 3 |  |
| 0 | Used as $\mathrm{R}_{33}$ port input/output pin |
| 1 | Used as $\overline{\mathrm{INT}_{1}}$ input pin |
| PMR | $\mathrm{R}_{32} / \overline{\mathrm{NT}} \mathrm{T}_{0}$ pin |
| bit 2 |  |
| 0 | Used as R32 port input/output pin |
| 1 | Used as $\overline{\mathrm{NTT}_{0}}$ input pin |
| PMR | $\mathrm{R}_{41} / \mathrm{SI}$ pin |
| bit 1 |  |
| 0 | Used as $\mathrm{R}_{41}$ port input/output pin |
| 1 | Used as SI input pin |
|  |  |
| PMR | $\mathrm{R}_{42} / \mathrm{SO}$ pin |
| bit 0 |  |
| 0 | Used as $\mathrm{R}_{42}$ port input/output pin |
| 1 | Used as SO output pin |



Fig. 8 Interrupt Servicing Flowchart

- SERIAL INTERFACE

The serial interface is used to transmit/receive 8 -bit data serially. This consists of the Serial Data Register, the Serial Mode Register, the Octal Counter and the multiplexer, as illustrated in Fig. 9. Pin $\mathrm{R}_{40} / \mathrm{SCK}$ and the transfer clock signal are controlled by the Serial Mode Register. Contents of the Serial Data Register can be written into or read out by the software. The data in the Serial Data Register can be shifted synchronous-
ly with the transfer clock signal.
The serial interface operation is initiated with STS instruction. The Octal Counter is reset to $\$ 0$ by STS instruction. It starts to count at the falling edge of the transfer clock ( $\overline{\mathrm{SCK}}$ ) signal and increments by one at the rising edge of the SCK. When the Octal Counter is reset to $\$ 0$ after eight transfer clock signals, or discontinued transmit/receive operation by resetting the Octal Counter, the SERIAL Interrupt Request Flag will be set.


Fig. 9 Serial Interface Block Diagram

- Serial Mode Register (SMR: \$005

The Serial Mode Register is a 4-bit write-only register. This register controls the $\mathrm{R}_{40} / \overline{\mathrm{SCK}}$ and the prescaler divide ratio as the transfer clock source as shown in Table 7.

The Write Signal to the Serial Mode Register controls the operating state of serial interface.

The Write Signal to the Serial Mode Register stops the transfer clock applied to the Serial Data Register and the Octal Counter. And it also reset the Octal Counter to $\$ 0$ simultaneously.

When the Serial Interface is in the "Transfer State", the Write Signal to the Serial Mode Register causes to quit the data transfer and to set the SERIAL Interrupt Request Flag.

Contents of the Serial Mode Register will be changed on the second instruction cycle after writing into the Serial Mode Register. Therefore, it will be necessary to execute the STS instruction after the data in the Serial Mode Register has been changed completely. The Serial Mode Register will be reset to $\$ 0$ by MCU reset.

- Serial Data Register (SRL: \$006, SRU: \$007)

The Serial Data Register is an 8 -bit read/write register. It consists of a low-order digit (SRL:\$006) and a high-order digit (SRU: \$007).

The data in the Serial Data Register will be output from the LSB side at SO pin synchronously with the falling edge of the transfer clock signal. At the same time, external data will be input from the LSB side at SI pin to the Serial Data Register synchronously with the rising edge of the transfer clock. Fig. 10 shows the I/O timing chart for the transfer clock signal and the data.

The writing into/reading from the Serial Data Register during its shifting causes the validity of the data.

Therefore complete data transmit/receive before writing into/reading from the serial data register.

Table 7. Serial Mode Register

| SMR | $\mathrm{R}_{40} /$ SCK |
| :---: | :---: |
| Bit 3 |  |
| 0 | Used as R40 port input/output pin |
| 1 | Used as $\overline{\text { SCK input/output pin }}$ |


| SMR |  |  | Transfer Clock |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 2 | Bit 1 | Bit 0 | R40/ $/ \overline{\text { SCK }}$ Port | Clock Source | Prescaler Divide Ratio | System Clock Divide Ratio |
| 0 | 0 | 0 | $\overline{\text { SCK }}$ Output | Prescaler | $\div 2048$ | $\div 4096$ |
| 0 | 0 | 1 | SCK Output | Prescaler | $\div 512$ | $\div 1024$ |
| 0 | 1 | 0 | $\overline{\text { SCK }}$ Output | Prescaler | $\div 128$ | $\div 256$ |
| 0 | 1 | 1 | SCK Output | Prescaler | $\div 32$ | $\div 64$ |
| 1 | 0 | 0 | $\overline{\text { SCK }}$ Output | Prescaler | $\div 8$ | $\div 16$ |
| 1 | 0 | 1 | SCK Output | Prescaler | $\div 2$ | $\div 4$ |
| 1 | 1 | 0 | $\overline{\text { SCK }}$ Output | System Clock | - | $\div 1$ |
| 1 | 1 | 1 | SCK Input | External Clock | - | - |



Fig. 10 Serial Interface I/O Timing Chart

- SERIAL Interrupt Request Flag (IFS: \$003, 0)

The SERIAL Interrupt Request Flag will be set after the eight transfer clock signals or transmit/receive discontinued operation by resetting the Octal Counter.

- SERIAL Interrupt Mask (IMS: \$003, 1)

The SERIAL Interrupt Mask masks the interrupt request.
Table 8. SERIAL Interrupt Request Flag

| SERIAL Interrupt Request Flag | Interrupt Request |
| :---: | :---: |
| $\mathbf{0}$ | No |
| 1 | Yes |

Table 9. SERIAL Interrupt Mask

| SERIAL Interrupt Mask | Interrupt Request |
| :---: | :---: |
| 0 | Enable |
| 1 | Disable (mask) |

- Selection of the Operation Mode

Table 10 shows the operation mode of the serial interface. Select a combination of the value in the Port Mode Register and the Serial Mode Register according to Table 10.

Initialize the serial interface by the Write Signal to the Serial Mode Register, when the Operation Mode is changed.

## - Operating State of Serial Interface

The serial interface has 3 operating states as shown in Fig. 11.
The serial interface gets into "STS waiting state" by 2 ways: one way is to change the operation mode by changing the data
in the Port Mode Register, the other is to write data into the Serial Mode Register. In this state, the serial interface does not operate although the transfer clock is applied. If STS instruction is executed, the serial interface changes its state to "SCK waiting state".

In the "SCK waiting state", the falling edge of first transfer clock affects the serial interface to get into "transfer state", while the Octal Counter counts-up and the Serial Data Register shifts simultaneously. As an exception, if the clock continuous output mode is selected, the serial interface stays in "SCK waiting state" while the transfer clock outputs continuously.

The Octal Counter becomes " 000 " again by 8 transfer clocks or execution of STS instruction, so that the serial interface gets back into the "SCK waiting state", and SERIAL Interrupt Request Flag is set simultaneously.

When the internal transfer clock is selected, the transfer clock output are triggered by the execution of STS instruction, and it stops after 8 clocks.

- Example of Transfer Clock Error Detection

The serial interface functions abnormally when the transfer clock was disturbed by external noises. In this case, the transfer
clock error can be detected in the procedure shown in Fig. 12.
If more than 9 transfer clocks are applied by the external noises in the "SCK waiting state", the state of the serial interface shifts as the following sequence: first "transfer state" (while 1 to 7 transfer clocks), second "SCK waiting state" (at 8th transfer clock) and third "transfer state" again. Then reset the SERIAL Interrupt Request Flag, and make "STS waiting state" by writing to the Serial Mode Register. SERIAL Interrupt Request Flag is set again in this procedure, and it shows that the transfer clock was invalid and that the transmit/receive data were also invalid.

Table 10. Serial Interface Operation Mode

| SMR | PMR |  | Serial Interface Operating Mode |
| :---: | :---: | :---: | :--- |
| Bit 3 | Bit 1 | Bit 0 |  |
| 1 | 0 | 0 | Clock Continuous Output Mode |
| 1 | 0 | 1 | Transmit Mode |
| 1 | 1 | 0 | Receive Mode |
| 1 | 1 | 1 | Transmit/Receive Mode |



Fig. 11 Serial Interface Operation State


Fig. 12 Example of Transfer Clock Error Detection

## - TIMER

The MCU contains a prescaler and two timer/counters (TIMER-A, TIMER-B), Fig. 13 shows the block diagram. The prescaler is an 11-bit binary counter. TIMER-A is an 8 -bit free-running timer. TIMER-B is an 8-bit auto-reload timer/ event counter.

## - Prescaler

The input to the prescaler is a system clock signal. The prescaler is initialized to $\$ 000$ by MCU reset, and the prescaler starts to count up the system clock signal as soon as RESET input goes to logic " 0 ". The prescaler keeps counting up except MCU reset and stop mode. The prescaler provides clock signals to TIMER-A, TIMER-B and serial interface. The prescaler devide ratio of the clock signals are selected according to the content of the mode registers such as - Timer Mode Register A (TMA), Timer Mode Register B (TMB), Serial Mode Register (SMR).


Fig. 13 Timer/Counter Block Diagram

- TIMER-A Operation

After TIMER-A is initialized to $\$ 00$ by MCU reset, it counts up at every clock input signal. When the next clock signal is applied after TIMER-A is counted up to \$FF, TIMER-A is set to $\$ 00$ again, and generating overflow output. This leads to setting TIMER-A Interrupt Request Flag (IFTA: \$001, 2) to " 1 ". Therefore, this timer can function as an interval timer periodically generating overflow output at every 256 th clock signal input.

The clock input signals to TIMER-A are selected by the Timer Mode Register A (TMA: \$008).

## - TIMER-B Operation

Timer Mode Register B (TMB: \$009) is used to select the auto-reload function and the prescaler divide ratio of TIMER-B as the input clock source. When the external event input is used as an input clock signal to TIMER-B, select the $\mathrm{R}_{33} / \overline{\mathrm{INT}} \mathbf{N}_{1}$ as $\overline{\text { INT }} 1$ and set the External Interrupt Mask (IM1) to " 1 " to prevent the external interrupt request from occurring.

TIMER-B is initialized according to the value written into the Timer Load Register by software. TIMER-B counts up at every clock input signal. When the next clock signal is applied to TIMER-B after TIMER-B is set to \$FF, TIMER-B will be initialized again and generate overflow output. In this case if the auto-reload function is selected. TIMER-B is initialized according to the value of the Timer Load Register. Else if the autoreload function is not selected, TIMER-B goes to \$00. TIMERB Interrupt Request Flag (IFTB: $\$ 002,0$ ) will be set at this overflow output.

- Timer Mode Register A (TMA: \$008)

The Timer Mode Register A is a 3-bit write-only register. The TMA controls the prescaler divide ratio of TIMER-A clock input, as shown in Table 11.

The Timer Mode Register A is initialized to $\$ 0$ by MCU reset.

- Timer Mode Register B (TMB: \$009)

The Timer Mode Register B is a 4-bit write-only register. The Timer Mode Register B controls the selection for the autoreload function of TIMER-B and the prescaler divide ratio, and the source of the clock input signal, as shown in Table 12.

The Timer Mode Register B is initialized to $\$ 0$ by MCU reset.
The operation mode of TIMER-B is changed at the second instruction cycle after writing into the Timer Mode Register B.

Therefore, it is necessary to program the write instruction to TLRU after the content of TMB is changed.

Table 11. Timer Mode Register A

| TMA |  |  | Prescaler Divide Ratio |
| :---: | :---: | :---: | :---: |
| Bit 2 | Bit 1 | Bit 0 |  |
| 0 | 0 | 0 | $\div 2048$ |
| 0 | 0 | 1 | $\div 1024$ |
| 0 | 1 | 0 | $\div 512$ |
| 0 | 1 | 1 | $\div 128$ |
| 1 | 0 | 0 | $\div 32$ |
| 1 | 0 | 1 | $\div$ |
| 1 | 1 | 0 | $\div$ |
| 1 | 1 | 1 | $\div$ |

Table 12. Timer Mode Register B

|  | MB | Auto-reload Function |  |
| :---: | :---: | :---: | :---: |
| $\text { Bit } 3$ |  |  |  |
| 0 |  |  | No |
| 1 |  |  | Yes |
|  | TMB |  | Prescaler Divide Ratio, |
| Bit 2 | Bit 1 | Bit 0 | Clock Input Source |
| 0 | 0 | 0 | $\div 2048$ |
| 0 | 0 | 1 | $\div 512$ |
| 0 | 1 | 0 | $\div 128$ |
| 0 | 1 | 1 | $\div 32$ |
| 1 | 0 | 0 | $\div 8$ |
| 1 | 0 | 1 | $\div 4$ |
| 1 | 1 | 0 | $\div 2$ |
| 1 | 1 | 1 | $\overline{\mathrm{INT}}$ ( ${ }^{\text {(External Event Input) }}$ |

- TIMER-B (TCBL: \$00A, TCBU : \$00B
(TLRL: \$00A, TLRU: \$00B)
TIMER-B consists of an 8 -bit write-only Timer Load Register, and an 8 -bit read-only Timer/Event Counter. Each of them has a low-order digit (TCBL: \$00A, TLRL: \$00A) and a highorder digit (TCBU: \$00B, TLRU: \$00B).

The Timer/Event Counter can be initialized by writing data into the Timer Load Register. In this case, write the low-order digit first, and then the high-order digit. The Timer/Event Counter is initialized at the time when the high-order digit is written. The Timer Load Register will be initialized to $\$ 00$ by the MCU reset.

The counter value of TIMER-B can be obtained by reading
the Timer/Event Counter. In this case, read the high-order digit first, and then the low-order digit. The count value of low-order digit is latched at the time when the high-order digit is read.

- TIMER-A Interrupt Request Flag (IFTA: \$001, 2)

The TIMER-A Interrupt Request Flag is set by the overflow output of TIMER-A.

- TIMER-A Interrupt Mask (IMTA: \$001, 3)

TIMER-A Interrupt Mask prevents an interrupt request generated by TIMER-A Interrupt Request Flag.

Table 13. TIMER-A Interrupt Request Flag

| TIMER-A Interrupt <br> Request Flag | Interrupt Request |
| :---: | :---: |
| 0 | No |
| 1 | Yes |

Table 14. TIMER-A Interrupt Mask

| TIMER-A Interrupt <br> Mask | Interrupt Request |
| :---: | :---: |
| 0 | Enable |
| 1 | Disable (Mask) |

## - TIMER-B Interrupt Request Flag (IFTB: \$002, 0)

The TIMER-B Interrupt Request Flag is set by the overflow output of TIMER-B.

- TIMER-B Interrupt Mask (IMTB: \$002, 1)

TIMER-B Interrupt Mask prevents an interrupt request generated by TIMER-B Interrupt Request Flag.


Fig. 14 Mode Register Configuration and Function

Table 15. TIMER-B Interrupt Request Flag

| TIMER-B Interrupt <br> Request Flag | Interrupt Request |
| :---: | :---: |
| 0 | No |
| 1 | Yes |

Table 16. TIMER-B Interrupt Mask

| TIMER-B Interrupt <br> Mask | Interrupt Request |
| :---: | :---: |
| 0 | Enable |
| 1 | Disable (Mask) |

## - INPUT/OUTPUT

The MCU provides 58 Input/Output pins, and they are consist of 32 standard pins and 26 high voltage pins. Each standard pin may have one of three mask options: (A) "Without pullup MOS (NMOS open drain)", (B) "With pull-up MOS", or (C) "CMOS". And also each high voltage pin may have one of two mask options: (D) "Without pull-down MOS (PMOS
open drain)", or (E) "With pull-down MOS". As pull-down MOS is connected to internal $\mathrm{V}_{\text {disp }}$ line, select $\mathrm{R}_{\mathrm{A} 1} / \mathrm{V}_{\text {disp }}$ pin as $\mathrm{V}_{\mathrm{disp}}$ with mask option when at least one high voltage pin is selected as "With pull-down MOS" option.

When any Input/Output common pin is used as input pin, it is necessary to select the mask option and output data as shown in Table 18.

- Output Circuit Operation of Standard Pins with 'With pull-- up MOS' Option

Fig. 15 shows the circuit used in the standard pins with "with pull-up MOS"option.

By execution of the output instruction, the write pulse will be generated, and be applied to the addressed port. This pulse will turn "ON" the PMOS (B) to make the transient time shorten to obtain "High level", if the output data is changed from " 0 " to " 1 ". In this case, the "write pulse" allows the PMOS (B) to turn "ON" as long as $1 / 8$ instruction cycle. While "write pulse" is "0", pull-up MOS (C) may retain the output in high level.

The $\overline{\text { HLT }}$ signal becomes " 0 " in stop mode, so that MOS (A) (B) (C) turn "OFF".


|  | ON Resistance Value |  |
| :---: | :---: | :---: |
|  | HMCS402C, HMCS402AC | HMCS402CL |
| $\mathrm{M}_{1}$ | approx. $250 \Omega$ | approx. $1 \mathrm{k} \Omega$ |
| $M_{2}$ | approx. $1 \mathrm{k} \Omega$ | approx. $5 \mathrm{k} \Omega$ |
| $M_{3}$ | $\begin{gathered} \text { approx. } 40 \mathrm{k} \Omega \\ \text { to } 160 \mathrm{k} \Omega\left(\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}\right) \end{gathered}$ | approx. $75 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega\left(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\right)$, approx. $40 \mathrm{k} \Omega$ to $160 \mathrm{k} \Omega\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}\right)$ |



Output instruction execution


Fig. 15 Output Circuit Operation of Standard Pins with "with Pull-up MOS" Option

Table 17 I/O Pin Circuit Type


|  |  | Without pull-up MOS (NMOS open drain) or CMOS (A or C) | With pull-up MOS (B) | Applied pins |
| :---: | :---: | :---: | :---: | :---: |
|  | 1/O common pins |  |  | $\overline{\mathrm{SCK}}$ (Note 2) (Output mode) |
|  | Output pins |  |  | SO |
|  | Input pins |  |  | INTo, <br> $\overline{\mathrm{NT}_{1}}$, <br> SI, <br> $\overline{\text { SCK }}$ (Note 2) <br> (Input mode) |

(Note 1). In the stop mode, $\overline{\text { HLT }}$ signal is " 0 ", HLT signal is " 1 " and I/O pins are in high impedance state.
(Note 2) If the MCU is interrupted by serial interface in the external clock input mode, the $\overline{\mathrm{SCK}}$ terminal becomes input only.

Table 18 Data Input from Input/Output Common Pins

| 1/O pin circuit type |  | Possibility <br> of Input | Available pin condition <br> for input |
| :--- | :--- | :---: | :---: |
| Standard <br> pins | CMOS | No | - |
|  | Without pull-up <br> MOS <br> (NMOS open drain) | Yes | "1" |
|  | With pull-up MOS | Yes | "1" |
|  | Without pull-down <br> MOS <br> (PMOS open drain) | Yes | "0" |
|  | With pull-down <br> MOS | Yes | "0" |

## - D-port

D-port is 1 -bit I/O port, and it has 16 Input/Output common pins. It can be set/reset by the SED/RED and SEDD/REDD instructions, and can be tested by the TD and TDD instructions. Table 17 shows the classification of standard pins, high voltage pins and the Input/Output pins circuit types.

## - R-port

R-port is 4 -bit I/O port. It provides 20 input/output common pins, 16 output-only pins, and 6 input-only pins. Data input is processed using the LAR and LBR instructions and data output is processed using the LRA and LRB instructions. The MCU will not be affected by writing into the input-only and/or non-existing ports, invalid data will be read by reading from the
output-only and/or nonexisting ports.
The $\mathrm{R}_{32}, \mathrm{R}_{33}, \mathrm{R}_{40}, \mathrm{R}_{41}$ and $\mathrm{R}_{42}$ pins are also used as the $\overline{\mathrm{INT}} \mathbf{0}$, $\overline{\mathrm{INT}} \mathbf{1}_{1}, \overline{\mathrm{SCK}}, \mathrm{SI}$ and SO pins respectively. Table 17 shows the classification of standard pins, high voltage pins and Input/ Output pins circuit types.

## - RESET

The MCU is reset by setting RESET pin to " 1 ". At power ON or recovering from stop mode, apply RESET input more than $t_{R C}$ to obtain the necessary time for oscillator stabilization. In other cases, the MCU reset requires at least two instructions cycle time of RESET input.

Table 19 shows initialized items by MCU reset and each status after reset.

Table 19 Initial Value by MCU Reset

| Items |  |  | Initial value by MCU reset | Contents |
| :---: | :---: | :---: | :---: | :---: |
| Program counter (PC) |  |  | \$0000 | Execute program from the top of ROM address. |
| Status (ST) |  |  | "1" | Enable to branch with conditional branch instructions. |
| Stack pointer (SP) |  |  | \$3FF | Stack level is 0 . |
| I/O pin output register | Standard pin | (A) Without pullup MOS | "1" | Enable to input. |
|  |  | (B) With pull-up MOS | " 1 " | Enable to input |
|  |  | (C) CMOS | "1" | - |
|  | High voltage pin | (D) Without pulldown MOS | "0" | Enable to input. |
|  |  | (E) With pulldown MOS | "0' | Enable to input. |
| Interrupt flag | Interrupt Enable Flag (I/E) |  | "0" | Inhibit all interrupts. |
|  | Interrupt Request Flag (IF) |  | "0" | No interrupt request. |
|  | Interrupt Mask (IM) |  | "1" | Mask interrupt request. |
| Mode register | Port Mode Register (PMR) |  | "0000" | See Item "Port Mode Register". |
|  | Serial Mode Register (SMR) |  | "0000" | See Item "Serial Mode Register". |
|  | Timer Mode Register A (TMA) |  | '000' | See Item "Timer Mode Register $\mathrm{A}^{\prime \prime}$. |
|  | Timer Mode Register B (TMB) |  | "0000" | See Item "Timer Mode Register B". |
| Timer/Counter, Serial interface | Prescaler |  | \$000 | - |
|  | Timer/Counter A (TCA) |  | \$00 | - |
|  | Timer/Event Counter B (TCB) |  | \$00 | - |
|  | Timer Load Register (TLR) |  | \$00 | - |
|  | Octal Counter |  | "000" | - |

(Note) MCU reset affects to the rest of registers as follows:

| Item |  | After recovering from STOP mode by MCU reset | After MCU reset except for the left condition |
| :---: | :---: | :---: | :---: |
| Carry | (CA) | The contents of the items before MCU reset are not retained. <br> It is necessary to intialize them by software again. | The contents of the items before MCU reset are not retained. It is necessary to initialize them by software again. |
| Accumulator | (A) |  |  |
| B Register | (B) |  |  |
| W Register | (W) |  |  |
| X/SPX Registers | (X/SPX) |  |  |
| Y/SPY Registers | (Y/SPY) |  |  |
| Serial Data Register | (SR) | Same as above | Same as above |
| RAM |  | The contents of RAM before MCU reset (just before STOP instruction) are retained. | Same as above |

## HMCS402C/HMCS402CL/HMCS402AC

- INTERNAL OSCILLATOR CIRCUIT

Fig. 16 gives internal oscillator circuit. The oscillator type can be selected from the followings; crystal oscillator, ceramic
filter oscillator, or resistor oscillator as shown in Table 20. In any cases, external clock operation is available.


Fig. 16 Internal Oscillator Circuit

| Internal Oscillator Circuit Mask Option |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  |  | HMCS402C | HMCS402CL | HMCS402AC |
| Oscillator | Crystal | 0 | 0 | 0 |
|  | Ceramic | 0 | 0 | 0 |
|  | Resistor | 0 | - | - |
| Divider | $\mathbf{1 / 8}$ | 0 | 0 | 0 |

## - Oscillator Circuit

Table 20 Examples of Oscillator Circuit

|  | Circuit configuration | Circuit constants |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | HMCS402C | HMCS402CL | HMCS402AC |
| External clock operation |  |  |  |  |
| Resistor oscillator |  | $\mathrm{R}_{\mathrm{f}}=20 \mathrm{k} \Omega \pm 2 \%$ |  |  |
| Ceramic filter oscillator |  | Ceramic filter CSA4.00MG (Murata) <br> $\mathrm{R}_{\mathrm{f}}: 1 \mathrm{M} \Omega \pm 2 \%$ <br> $\mathrm{C}_{1}: 30 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%$ | $\begin{aligned} & \text { Ceramic filter } \\ & \text { CSA2.000MK } \\ & \text { (Murata) } \\ & R_{f}: 1 \mathrm{M} \Omega \pm 2 \% \\ & C_{1}: 30 \mathrm{pF} \pm 20 \% \\ & C_{2}: 30 \mathrm{pF} \pm 20 \% \end{aligned}$ | Ceramic filter CSA6.00MG (Murata) $\mathrm{R}_{\mathrm{f}}: \mathbf{1 M} \Omega \pm \mathbf{2 \%}$ $\mathrm{C}_{1}: 30 \mathrm{pF} \pm 20 \%$ $\mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%$ |
| Crystal oscillator | AT cut parallel resonance crystal | $\begin{aligned} & \mathrm{R}_{\mathrm{f}}: 1 \mathrm{M} \Omega \pm 2 \% \\ & \mathrm{C}_{1}: 10 \sim 22 \mathrm{pF} \pm 20 \% \\ & \mathrm{C}_{2}: 10 \sim 22 \mathrm{pF} \pm 20 \% \\ & \text { Crystal: equivalent } \\ & \text { circuit to the left } \\ & \mathrm{C}_{0}: 7 \mathrm{pF} \text { max. } \\ & \mathrm{R}_{\mathrm{S}}: 60 \Omega \text { max. } \\ & \mathrm{f}: 2.0 \sim 4.5 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & R_{f}: 1 \mathrm{M} \Omega \pm 2 \% \\ & C_{1}: 10 \sim 22 p \mathrm{pF} \pm 20 \% \\ & C_{2}: 10 \sim 22 p F \pm 20 \% \end{aligned}$ <br> Crystal: equivalent circuit to the left <br> $\mathrm{C}_{0}$ : 7pF max. <br> $R_{S}: 100 \Omega$ max. <br> $\mathrm{f}: 2.0 \sim 6.2 \mathrm{MHz}$ |
|  | GT cut parallel resonance crystal |  | $\begin{aligned} & R_{f}: 2 \mathrm{M} \Omega \pm 2 \% \\ & \mathrm{C}_{1}: 10 \sim 22 \mathrm{pF} \pm 20 \% \\ & \mathrm{C}_{2}: 10 \sim 22 \mathrm{pF} \pm 20 \% \\ & C_{\text {rystal : equivalent }} \\ & \text { circuit to the left } \\ & \mathrm{C}_{0}: 7 \mathrm{pF} \text { max. } \\ & \mathrm{R}_{\mathrm{S}}: 100 \Omega \text { max. } \\ & \mathrm{f} \quad: 2.0 \sim 2.25 \mathrm{MHz} \end{aligned}$ |  |

(Note 1) On the crystal and ceramic filter resonator, the upper circuit parameters are the one recommended by crystal or ceramic filter maker. The circuit parameters are changed by crystal, ceramic filter resonator and the floated capacitance in designing the board. In employing the resonator, please consult with the engineers of crystal or ceramic filter maker to determine the circuit parameter.
(Note 2) Wiring among OSC $1, \mathrm{OSC}_{2}$ and elements should be as short as possible, and never cross the other wirings. Refer to the recommendable layout of crystal and ceramic filter.


- LOW POWER DISSIPATION MODE

The MCU provides two low power dissipation modes, that is, a Standby mode and a Stop mode. Table 21 shows the function of the low power dissipation mode, and Fig. 18 shows the diagram of the mode transition.

Fig. 17 Recommendable Layout of Crystal and Ceramic Filter
Table 21 Low Power Dissipation Mode Function

| Low Power Dissipation Mode | Instruction | Condition |  |  |  |  |  |  | Recovering, method |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Oscillator circuit | Instruction execution | Register, Flag | Interrupt function | RAM | Input/ <br> Output pin |  |  |
| Standby mode | SBY instruction | Active | Stop | Retained | Active | Retained | Retained ${ }^{\text {a }}$ | Active | RESET Input, Interrupt request |
| Stop mode | STOP instruction | Stop | Stop | RESET ${ }^{* 1}$ | Stop | Retained | $\begin{gathered} \text { High }{ }^{21} \\ \text { impedance } \end{gathered}$ | Stop | RESET Input |

*1) As the MCU recovers from STOP mode by RESET input, the contents of the flags and registers are initialized according to Table 19.
*2) A high voltage pin with a pull-down MOS option is pulled down to the $V_{\text {disp }}$ power supply by the pull-down MOS. As the MOS is ON, a pulldown MOS current flows when a voltage difference between the pin and the $V_{\text {disp }}$ voltage exists. This is the additional current to the current dissipation in Stop Mode (I stop).
*3) As a $1 / O$ circuit is active, a $1 / O$ current possibly flows according the state of $1 / O$ pin. This is the additional current to the current dissipation in Standby Mode (ISBY1, 'SBY2).


Fig. 18 MCU Operation Mode Transition

## - Standby Mode

The SBY instruction puts the MCU into the Standby mode. In the Standby mode, the oscillator circuit is active and timer/
counter and serial interface continue working. On the other hand, the CPU stops since the clock related to the instruction execution stops. Registers, RAM and Input/Output pins retain the state they had just before going into the Standby mode.

The Standby mode is canceled by the MCU reset or interrupt request. When canceled by the interrupt request, the MCU becomes an active mode and executes the instruction next to the SBY instruction. At this time, if the Interrupt Enable Flag is " 1 ", the interrupt is executed. If the Interrupt Enable Flag is " 0 ", the interrupt request is held on and the normal instruction execution continues.

Fig. 19 shows the flowchart of the Standby Mode.

## - Stop Mode

The STOP instruction brings the MCU into the Stop mode. In this mode the oscillator circuit and every function of the MCU stop.

The Stop mode is canceled by the MCU reset. At this time, as shown in Fig. 20, apply the RESET input for more than $t_{R C}$ to get enough oscillator stabilization time. (Refer to the "AC CHARACTERISTICS".) After the Stop mode is canceled, RAM retains the state it had just before going into the Stop mode. The other hand, Accumulator, B Register, W Register, X/SPX Registers, Y/SPY Registers, Carry and Serial Data Register don't retain the contents.


Fig. 19 MCU Operating Flowchart


Fig. 20 Timing Chart of Recovering from Stop Mode

## - RAM ADDRESSING MODE

As shown in Fig. 21, the MCU provides three RAM addressing modes; Register Indirect Addressing, Direct Addressing and Memory Register Addressing.

## - Register Indirect Addressing

The combined 10-bit contents of W Register, X Register and Y Register is used as the RAM address in this mode.

## - Direct Addressing

The direct addressing instruction consists of two words and the second word ( 10 bits) following Op-code (the first word) is used as the RAM address.

- Memory Register Addressing

The Memory Register Addressing can access 16 digits (Memory Register: MR) from $\$ 020$ to $\$ 02 \mathrm{~F}$ by using the LAMR and XMRA instruction.

RAM Address

(a) Register Indirect Addressing

(b) Direct Addressing

(c) Memory Register Addressing

Fig. 21 RAM Addressing Mode

- ROM ADDRESSING MODE AND P INSTRUCTION

The MCU has four kinds of ROM addressing modes as shown in Fig. 22.

## - Direct Addressing Mode

The program can branch to any addresses in the ROM memory space by using $\mathrm{JMPL}, \mathrm{BRL}$ or CALL instruction. These instruction replace 14 -bit program counter $\left(\mathrm{PC}_{13}\right.$ to $\mathrm{PC}_{0}$ ) with 14 -bit immediate data.

## - Current Page Addressing Mode

ROM memory space is divided into 256 words in each page starting from $\$ 0000$. The program branches to the address in the same page using BR instruction. This instruction replace the low-order eight bits of program counter ( $\mathrm{PC}_{7}$ to $\mathrm{PC}_{0}$ ) with 8 -bit
immediate data. The branch destination by BR instruction on the boundary between pages is given in Fig. 24.

## - Zero Page Addressing Mode

The program branches to the zero page subroutine area, which is located on the address from $\$ 0000$ to $\$ 003 \mathrm{~F}$, using CAL instruction. When CAL instruction is executed, 6-bit immediate data is placed in low-order six bits of program counter ( $\mathrm{PC}_{5}$ to $\mathrm{PC}_{\mathbf{0}}$ ) and " 0 's" are placed in high-order eight bits $\left(\mathrm{PC}_{13}\right.$ to $\left.\mathrm{PC}_{6}\right)$.

## - Table Data Addressing

The program branches to the address determined by the contents of the 4 -bit immediate data, accumulator and B register, using TBR instruction.

(a) Direct Addressing

(b) Current Page Addressing

(c) Zero Page Addressing

(d) Table Data Addressing

Fig. 22 ROM Addressing Mode

(a) Address Designation

(b) Pattern Output

Fig. 23 P Instruction

## - $\mathbf{P}$ Instruction

The $\mathbf{P}$ instruction refers ROM data addressed by Table Data Addressing. ROM data addressed also determine its destination. When bit 8 in referred ROM data is " 1 ", 8 bits of referred


Fig. 24 The Branch Destination by BR Instruction on the Boundary between Pages

ROM data are written into the accumulator and B Register. When bit 9 is " 1 ", 8 bits of referred ROM data are written into the R1 and R2 port output register. When both bit 8 and 9 are " 1 ", ROM data are written into the accumulator and B Register and also to the R1 and R2 port output register at a same time.

The $P$ instruction has no effect on the program counter.

- Description of the branch destination on page boundary

When BR is on page boundary $(256 n+255)$, BR instruction transfers the contents of PC to the next page with hardware architecture. Therefore, the program branches to the next page when using BR on page boundary.

The HMCS400 series cross macro assembler has automatic paging facility for ROM page.

- INSTRUCTION SET

The HMCS402C/CL/AC provide 99 instructions. These instructions are classified into 10 groups as follows;
(1) Immediate Instruction
(2) Register-to-Register Instruction
(3) RAM Address Instruction
(4) RAM Register Instruction
(5) Arithmetic Instruction
(6) Compare Instruction
(7) RAM Bit Manipulation Instruction
(8) ROM Address Instruction
(9) Input/Output Instruction
(10) Control Instruction

Table 22. Immediate Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | $\begin{gathered} \text { WORD } \\ \text { CYCLE } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Immediate | LAI i | $100011 i_{3} i_{2} \mathrm{i}_{1} \mathrm{i}_{0}$ | $i \longrightarrow A$ |  | 1/1 |
| Load B from Immediate | LBI i | $100000 i_{3} \mathrm{i}_{2} \mathrm{i}_{1}$ io | $\square \mathrm{B}$ |  | 1/1 |
| Load Memory from Immediate | LMID i,d | $011010 i_{3} i_{2} i_{1} i_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $\longmapsto M$ |  | 2/2 |
| Load Memory from Immediate, Increment Y | LMIIY i | $101001 \mathrm{i}_{3} \mathrm{i}_{2} \mathrm{i}_{1}$ io | i $\rightarrow \mathrm{M}, \mathrm{Y}+1 \rightarrow \mathrm{Y}$ | NZ | 1/1 |

Table 23. Register-to-Register Instruction

| OPERATION | MNEMONIC | OPERATION CODE |  |  |  |  |  |  |  | FUNCTION | STATUS | WORD <br> tycle |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from B | LAB | 0 | 0 | 01 | 0 | 0 | 1 | 0 | 00 | $B \rightarrow A$ |  | 1/1 |
| Load B from A | LBA | 0 | 0 | 11 | 0 | 0 | 1 | 0 | 00 | $A \rightarrow B$ |  | 1/1 |
| Load A from $Y$ | LAY | 0 | 0 | 10 | 1 | 0 | 1 | 1 | 11 | $Y \rightarrow A$ |  | 1/1 |
| Load A from SPX | LASPX | 0 | 0 | 01 | 1 | 0 | 1 | 0 | 00 | $S P X \rightarrow A$ |  | 1/1 |
| Load A from SPY | LASPY | 0 | 0 | 01 | 0 | 1 | 1 | 0 | 00 | $S P Y \rightarrow A$ |  | 1/1 |
| Load A from MR | LAMR m | 1 | 0 | 01 | 1 | 1 m | $m_{3}$ | $\mathrm{m}_{2} \mathrm{~m}$ | $\mathrm{m}_{1} \mathrm{~m}_{0}$ | $\mathrm{MR}(\mathrm{m}) \rightarrow \mathrm{A}$ |  | 1/1 |
| Exchange MR and A | XMRA m | 1 | 0 | 11 | 1 | 1 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2} \mathrm{~m}$ | $\mathrm{m}_{1} \mathrm{mo}$ | $M R(m) \cdots A$ |  | 1/1 |

Table 24. RAM Address Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | $\begin{gathered} \text { WORD } \\ \text { CYCLE } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load W from Immediate | LWI i | $00111100 i_{1} i_{0}$ | $\stackrel{W}{ }$ |  | 1/1 |
| Load X from Immediate | LXI i | $100010 i_{3} i_{2} i_{1}$ io | $\xrightarrow{\longrightarrow} \mathrm{X}$ |  | 1/1 |
| Load $Y$ from Immediate | LYI i | $100001 i_{3} i_{2} i_{1} i_{0}$ | $i \longrightarrow Y$ |  | 1/1 |
| Load $X$ from $A$ | LXA | 0011101000 | $A \longrightarrow X$ |  | 1/1 |
| Load $Y$ from $A$ | LYA | 0011011000 | $\mathrm{A} \longrightarrow \mathrm{Y}$ |  | 1/1 |
| Increment $Y$ | IY | 0001011100 | $Y+1 \rightarrow Y$ | NZ | 1/1 |
| Decrement $Y$ | DY | 0011011111 | $Y-1 \rightarrow Y$ | NB | 1/1 |
| Add $A$ to $Y$ | AYY | 0001010100 | $Y+A \rightarrow Y$ | OVF | 1/1 |
| Subtract $A$ from $Y$ | SYY | 0011010100 | $Y-A \rightarrow Y$ | NB | $1 / 1$ |
| Exchange $X$ and SPX | XSPX | 0000000001 | $X \mapsto S P X$ |  | 1/1 |
| Exchange $Y$ and SPY | XSPY | 0000000010 | $Y \ldots S P Y$ |  | 1/1 |
| Exchange $X$ and SPX, Y and SPY | XSPXY | 0000000011 | $X \rightarrow S P X, Y \sim$ SPY |  | 1/1 |

Table 25. RAM Register Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | $\frac{\text { WORD }}{\text { CYCLE }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Memory | LAM (XY) | $00100100 y x$ |  |  | 1/1 |
| Load A from Memory | LAMD d |  | $\mathrm{M} \rightarrow \mathrm{A}$ |  | 2/2 |
| Load B from Memory | LBM (XY) | $00010000 y \mathrm{x}$ |  |  | 1/1 |
| Load Memory from A | LMA(XY) | 00100101 yx |  |  | 1/1 |
| Load Memory from A | LMAD d |  | $A \rightarrow M$ |  | 2/2 |
| Load Memory from A, Increment Y | LMAIY(X) | 000101000 x | $A \rightarrow M, Y+1 \rightarrow Y(X \cdot \cdot s P x)$ | NZ | 1/1 |
| Load Memory from A, Decrement $Y$ | LMADY( $X$ ) | $001101000 \times$ | $A \rightarrow M, Y-1 \rightarrow Y(X \cdot . \operatorname{sp} x)$ | NB | 1/1 |
| Exchange Memory and A | XMA(XY) | $00100000 y x$ |  |  | 1/1 |
| Exchange Memory and $A$ | XMAD d |  | $\mathrm{M} \rightarrow \mathrm{A}$ |  | 2/2 |
| Exchange Memory and B | XMB(XY) | 00110000 yx |  |  | 1/1 |

Note) ( $X Y$ ) and ( $\mathbf{x}$ ) have the meaning as follows:
(1) The instructions with ( $X Y$ ) have 4 mnemonics and 4 object codes for each. (example of LAM $(X Y$ ) is given below.)

| MNEMONIC | $y$ | $x$ | FUNCTION |
| :---: | :---: | :---: | :---: |
| LAM | 0 | 0 |  |
| LAMX | 0 | 1 | $X \leftrightarrow S P X$ |
| LAMY | 1 | 0 | $Y \leftrightarrow S P Y$ |
| LAMXY | 1 | 1 | $X \leftrightarrow S P X, Y \leftrightarrow S P Y$ |

(2) The instructions with $(X)$ have 2 mnemonics and 2 object codes for each. (example of LMAIY $(X)$ is given below.)

| MNEMONIC | $x$ | FUNCTION |
| :---: | :---: | :---: |
| LMAIY | 0 |  |
| LMAIYX | 1 | $\mathrm{X} \leftrightarrow$ SPX |

Table 26. Arithmetic Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | $\frac{\text { WORD/ }}{\text { CYCLE }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Add Immediate to A | Al i | $101000 i_{3} \mathrm{i}_{2} \mathrm{i}_{1} \mathrm{i}_{0}$ | A $+i \rightarrow A$ | OVF | 1/1 |
| Increment B | IB | 0001001100 | $B+1 \rightarrow B$ | NZ | 1/1 |
| Decrement B | DB | 0011001111 | $B-1 \rightarrow B$ | NB | 1/1 |
| Decimal Adjust for Addition | DAA | 0010100110 |  |  | $1 / 1$ |
| Decimal Adjust for Subtraction | DAS | 0010101010 |  |  | $1 / 1$ |
| Negate A | NEGA | 0001100000 | $\overline{\mathrm{A}}+1 \rightarrow \mathrm{~A}$ |  | $1 / 1$ |
| Complement B | COMB | 0101000000 | $\bar{B} \rightarrow B$ |  | 1/1 |
| Rotate Right A with Carry | ROTR | 0010100000 |  |  | $1 / 1$ |
| Rotate Left A with Carry | ROTL | 0010100001 |  |  | $1 / 1$ |
| Set Carry | SEC | 0011101111 | $1 \rightarrow$ CA |  | $1 / 1$ |
| Reset Carry | REC | 0011101100 | $0 \rightarrow C A$ |  | 1/1 |
| Test Carry | TC | 0001101111 |  | CA | 1/1 |
| Add A to Memory | AM | 0000001000 | $M+A \rightarrow A$ | OVF | 1/1 |
| Add A to Memory | AMD d | $\begin{gathered} 0 \\ \mathrm{~d}_{9} \mathrm{~d}_{8} \mathrm{~d}_{7} \mathrm{O}_{6} \mathrm{O}_{5} \mathrm{~d}_{4} \mathrm{~d}_{3} \mathrm{~d}_{2} \mathrm{O}_{1} \mathrm{O}_{0} \mathrm{~d}_{0} \end{gathered}$ | $M+A \cdots A$ | OVF | 2/2 |
| Add A to Memory with Carry | AMC | 0000011000 | $\begin{gathered} M+A+C A \rightarrow A \\ O V F \rightarrow C A \end{gathered}$ | OVF | 1/1 |
| Add A to Memory with Carry | AMCD d |  | $\begin{gathered} M+A+C A \rightarrow A \\ O V F \rightarrow C A \end{gathered}$ | OVF | 2/2 |
| Subtract A from Memory with Carry | SMC | 0010011000 | $\begin{gathered} M-A-\overline{C A} \rightarrow A \\ N B \rightarrow C A \end{gathered}$ | NB | 1/1 |
| Subtract A from Memory with Carry | SMCD d |  | $\begin{gathered} M-A-\overline{C A} \rightarrow A \\ N B \rightarrow C A \end{gathered}$ | NB | 2/2 |
| OR A and B | OR | 0101000100 | A $B \rightarrow A$ |  | 1/1 |
| AND Memory with A | ANM | 0010011100 | $A \cap M \rightarrow A$ | NZ | $1 / 1$ |
| AND Memory with A | ANMD d |  | $A \cdot M \rightarrow A$ | NZ | 2/2 |
| OR Memory with A | ORM | 0000001100 | A. $M \rightarrow A$ | NZ | 1/1 |
| OR Memory with A | ORMD d |  | $A \cup M \rightarrow A$ | NZ | 2/2 |
| EOR Memory with A | EORM | 0000011100 | $A \mp M \rightarrow A$ | NZ | 1/1 |
| EOR Memory with A | EORMD d |  | $A+M \rightarrow A$ | NZ | 2/2 |

Table 27. Compare Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | $\sqrt{\text { WORD/ }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Immediate Not Equal to Memory | INEM ; | $000010 i_{3} i_{2} i_{1} i_{0}$ | $i \neq M$ | NZ | 1/1 |
| Immediate Not Equal to Memory | INEMD i,d |  | $i \neq M$ | NZ | 2/2 |
| A Not Equal to Memory | ANEM | 0000000100 | $A \neq M$ | NZ | 1/1 |
| A Not Equal to Memory | ANEMD d |  | $A \neq M$ | NZ | 2/2 |
| B Not Equal to Memory | BNEM | 0001000100 | $B \neq M$ | NZ | 1/1 |
| Y Not Equal to Immediate | YNEI I | $000111 i_{3} i_{2} i_{1} i_{0}$ | $Y \neq i$ | NZ | 1/1 |
| Immediate Less or Equal to Memory | ILEM i | $000011 i_{3} 1_{2} 11 i_{0}$ | i . M | NB | 1/1 |
| Immediate Less or Equal to Memory | ILEMD i,d |  | I-M | NB | 2/2 |
| A Less or Equal to Memory | ALEM | 0000010100 | A.-M | NB | 1/1 |
| A Less or Equal to Memory | ALEMD d |  | A. M | NB | 2/2 |
| B Less or Equal to Memory | BLEM | 0011000100 | B. M | NB | 1/1 |
| A Less or Equal to Immediate | ALEI i | $101011 i_{3} i_{2} i_{1} i_{0}$ | A - 1 | NB | 1/1 |

Table 28. RAM Bit Manipulation Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | Status | $\frac{\text { WORD }}{\text { CYCLE }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set Memory Bit | SEM $n$ | $00100001 n_{1} n_{0}$ | $1 \rightarrow M(n)$ |  | 1/1 |
| Set Memory Bit | SEMD n,d |  | $1 \rightarrow M(n)$ |  | 2/2 |
| Reset Memory Bit | REM $n$ | $00100010 n_{1} n_{0}$ | $0 \rightarrow M(n)$ |  | 1/1 |
| Reset Memory Bit | REMD n, d |  | $\mathrm{O} \rightarrow \mathrm{M}(\mathrm{n})$ |  | 2/2 |
| Test Memory Bit | TM n | $00100011 n_{1} n_{0}$ |  | M(n) | 1/1 |
| Test Memory Bit | TMD n,d |  |  | $\mathrm{M}(\mathrm{n})$ | 2/2 |

Table 29. ROM Address Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | WORD |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Branch on Status 1 | BR b | $11 b_{7} b_{6} b_{5} b_{4} b_{3} b_{2} b_{1} b_{0}$ |  | 1 | 1/1 |
| Long Branch on Status 1 | BRL u |  |  | 1 | 2/2 |
| Long Jump Unconditionally | JMPL u |  |  |  | 2/2 |
| Subroutine Jump on Status 1 | CAL a | $0111 a_{5} a_{4} a_{3} a_{2} a_{1} a_{0}$ |  | 1 | 1/2 |
| Long Subroutine Jump on Status 1 | CALL u |  |  | 1 | 2/2 |
| Table Branch | TBR p | $001011 p_{3} p_{2} p_{1} p_{0}$ |  |  | 1/1 |
| Return from Subroutine | RTN | 0000010000 |  |  | 1/3 |
| Return from Interrupt | RTNI | 0000010001 | $\begin{gathered} 1 \rightarrow 1 / \mathrm{E} \\ \mathrm{CA} \\ \text { RESTORE } \\ \hline \end{gathered}$ | ST | 1/3 |

Table 30. Input/Output Instruction

| OPERATION | MNEMONIC |  |  | OPERA | ation | ON | CODE | FUNCTION | Status | WORD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set Discrete I/O Latch | SED |  | 00 | 11 | 10 | 00 | 0100 | $1 \rightarrow \mathrm{D}(\mathrm{Y})$ |  | 1/1 |
| Set Discrete 1/O Latch Direct | SEDD m | 1 | 10 | 11 | 10 | 0 m | $m_{3} m_{2} m_{1} m_{0}$ | $1 \rightarrow \mathrm{D}(\mathrm{m})$ |  | 1/1 |
| Reset Discrete 1/O Latch | RED | 0 | 00 | 01 | 10 | 00 | 0100 | $0 \rightarrow D(Y)$ |  | 1/1 |
| Reset Discrete I/O Latch Direct | REDD m | 1 | 10 | 01 |  | 0 m | $m_{3} m_{2} m_{1} m_{0}$ | $0 \rightarrow \mathrm{D}(\mathrm{m})$ |  | 1/1 |
| Test Discrete 1/O Latch | TD |  | 00 | 11 | 10 | 00 | 0000 |  | $D(Y)$ | 1/1 |
| Test Discrete 1/O Latch Direct | TDD m | 1 | 10 | 010 | 10 | 0 m | $\mathrm{m}_{3} \mathrm{~m}_{2} \mathrm{~m}_{1} \mathrm{~m}_{0}$ |  | $\mathrm{D}(\mathrm{m})$ | 1/1 |
| Load A from R-Port Register | LAR m |  | 10 | 01 | 01 | 1 m | $\mathrm{m}_{3} \mathrm{~m}_{2} \mathrm{~m}_{1} \mathrm{mo}_{0}$ | $R(m) \rightarrow A$ |  | 1/1 |
| Load B from R-Port Register | LBR m |  | 10 | 01 |  | 0 m | $m_{3} m_{2} m_{1} m_{0}$ | $R(\mathrm{~m}) \rightarrow \mathrm{B}$ |  | 1/1 |
| Load R-Port Register from A | LRA m | 1 | 10 | 11 | 01 | 1 m | $\mathrm{m}_{3} \mathrm{~m}_{2} \mathrm{~m}_{1} \mathrm{mo}_{0}$ | $A \rightarrow R(m)$ |  | 1/1 |
| Load R-Port Register from B | LRB m |  | 10 | 11 | 00 | 0 m | $\mathrm{m}_{3} \mathrm{~m}_{2} \mathrm{~m}_{1} \mathrm{~m}_{0}$ | $B \rightarrow R(m)$ |  | 1/1 |
| $\underline{\text { Pattern Generation }}$ | $\mathrm{P} \quad \mathrm{p}$ |  | 01 | 10 | 11 |  | $p_{3} p_{2} p_{1} p_{0}$ |  |  | 1/2 |

Table 31. Control Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | WORD <br> CYCLE |
| :--- | :---: | :---: | :---: | :---: | :---: |
| No Operation | NOP | 0000000000 |  |  | $1 / 1$ |
| Start Serial | STS | 0101001000 |  | $1 / 1$ |  |
| Stand-by Mode | SBY | 0101001100 |  | $1 / 1$ |  |
| Stop Mode | STOP | 0101001101 |  | $1 / 1$ |  |

Table 32. Op-Code Map


| HMCS402C/CL/AC MASK OPTION LIST |  |
| :---: | :---: |
| 5 V Operation | : O HMCS402C |
| 3V Operation | : $\mathrm{OHMCS402CL}$ |
| High Speed Operation | : 0 HMCS402AC |


| Date of Order |  |
| :--- | :--- |
| Customer |  |
| Dept. |  |
| Name |  |
| ROM Code Name |  |
| LSI Type Number <br> (Hitachi's entry) |  |

* Please enter check marks in $\square(\square, X, V)$.
(1) 1/O Option

* Please enter "O' in applicable item for I/O option selection.

A; Without Pull-up MOS (NMOS Open Drain)
B: With Pull-up MOS
C: CMOS (not be used as Input)
D; Without Pull-down MOS (PMOS Open Drain) E; With Pull-down MOS
(2) $R_{A 1} / V_{\text {disp }}$

| $R_{A 1} / V_{\text {disp }}$ |
| :--- |
| $\square R_{\text {A1 }}$ : Without Pull-down MOS (D) |
| $\square V_{\text {disp }}$ |

(3) Package

| Package |
| :--- |
| $\square$ DP-64S (shrink package) |
| $\square$ FP-64 |

* Please enter check marks ( $(x, \checkmark)$ in applicable item.
- Please enter check marks $(\mathbf{m}, \mathrm{X}, \mathrm{V})$ in applicable item.

Note) $R_{A 1} / V_{\text {disp }}$ has to be selected as $V_{\text {disp }}$ pin except for the case that all High Pins are option D.
(4) Divider (DIV)

(5) ROM Code Media

| ROM Code Media |
| :--- |
| -EPROM: Emulator Type |
| I EPROM: EPROM On-Package Microcomputer Type |

I EPROM: EPROM On-Package Microcomputer Type

Check List of Application
(A) Oscillator (CPG option

|  | $\square$ 402C (5V Operation) | $\square \mathbf{4 0 2 C L}$ (3V Operation) | $\square$ 402AC (High Speed Operation) |
| :--- | :--- | :--- | :--- |
| CPG <br> Option | $\square$ Resistor $\left(R_{f}=20 \mathrm{k} \Omega \pm 2 \%\right.$ |  |  |
|  | $\square$ Ceramic Filter | $\square$ Ceramic Filter |  |
|  | Crystal | $\square$ Crystal | $\square$ Crystal |
|  | $\square$ External Clock | $\square$ External Clock |  |

* Please enter check marks ( $£, X, \Upsilon$ in applicable item.


# HMCS404C(HD614042)/ HMCS404CL(HD614045)/ HMCS404AC(HD614048) <br> <br> DESCRIPTION 

 <br> <br> DESCRIPTION}

The HMCS404C/CL/AC are CMOS 4-bit single-chip microcomputers which are members of the HMCS 400 series.

The HMCS404C/CL/AC have efficient and powerful architecture and its software is very similar to the HMCS40 series.

These microcomputers provide variety of on-chip resources such as ROM, RAM, I/O, two timer/counters and a serial interface to perform in wide users' applications. I/O pins of HMCS404C/CL/AC are able to drive fluorescent display tube directly.

The HMCS404CL is able to operate in low voltage and has the characteristics of wide-range operation voltage.

The HMCS404AC is a high-speed version of HMCS404C.

- HARDWARE FEATURES
- 4-bit Architecture
- 4,096 Words $\times 10$-bit ROM
- 256 Digits $\times 4$-bit RAM
- 58 I/O Pins, Including 26 High Voltage I/O Pins (40V Max)
- Two Timer/Counters

11-bit Prescaler
8-bit Free Running Timer
8-bit Auto-Reload Timer/Event Counter

- Clock Synchronous 8-bit Serial Interface
- Five Interrupts

External 2
Timer/Counter 2
Serial Interface 1

- Subroutine Stack

Up to 16 Levels Including Interrupt

- Two Low Power Dissipation Modes

Standby - Stops instruction execution while keeping clock oscillation and interrupt functions in operation
Stop - Stops instruction execution and clock oscillation while retaining RAM data

- On-Chip Oscillator

External Connection of Crystal, Ceramic Filter or Resistor (externally drivable)
(Resistor oscillator is available only to the HMCS404C)

## - SOFTWARE FEATURES

- Instruction Set Similar to and More Powerful than HMCS40 Series; 99 Instructions
- High Programming Efficiency with 10-bit ROM/Word; 79 instructions are single-word instructions
- Direct Branch to All ROM Area
- Direct or Indirect Addressing to All RAM Area
- Subroutine Nesting Up to 16 Levels Including Interrupts
- Binary and BCD Arithmetic Operation
- Powerful Logical Arithmetic Operation
- Pattern Generation - Table Look Up Capability -
- Bit Manipulation for Both RAM and I/O


## - PROGRAM DEVELOPMENT SUPPORT TOOLS

- Cross assembler and simulator software for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PC

HMCS404C, HMCS404CL, HMCS404AC

(DP-64S)
HMCS404C, HMCS404CL, HMCS404AC

(FP-64)

- EPROM On Package Microcomputer; HD614P080S

Mask options are fixed as follows:

- I/O pin : Open Drain
- Oscillator: Crystal Oscillator or Ceramic Filter Oscillator (externally drivable)
- Divider : Divided-by-8
- HMCS404C/CL/AC CLASSIFICATIONS

| Item | Type Name | HMCS404C <br> (HD614042) | HMCS404CL <br> (HD614045) |
| ---: | :---: | :---: | :---: |
| HMCS404AC <br> (HD614048) |  |  |  |
| MCC $(V)$ <br> Execution Time $(\mu \mathrm{s})$ | $4 \sim 6$ | $2.7 \sim 6$ | $4.5 \sim 6$ |

## －PIN ARRANGEMENT

| D． 0 | 國 $\mathrm{D}_{10}$ |
| :---: | :---: |
| Dis 2 | 63 ） |
| Dis | 62 D |
| 0.4 | 610 ${ }^{\text {a }}$ |
| Dis 5 | $60^{60}$ |
| Roo $\square^{6}$ | 59 Ds |
| $\mathrm{P}_{01} 9$ | 58. |
| R 02 | 57 D 3 |
| R 03 | 56 D 2 |
| R 10 \％ | 55. |
| R＂年 | $5{ }^{3} \mathrm{D}$ |
| $\mathrm{R}_{12} 12$ | 53 GND |
|  | 52 OSC2 |
| R 20 （14） | 5 OSC |
| R2115 | 50 TEST |
| R $2 \times$ | $4{ }^{\text {max }}$ RESET |
| Rの ${ }^{\text {（7）}}$ | 49893 |
| RA0） 18 | 47 R9\％ |
| Rai／Vdisporic | $46 \mathrm{Ra}$, |
| R 30 ［20 | 45 R 9 c |
| $\mathrm{R}_{3} \sqrt{17}$ | 苂 $\mathrm{R}_{81}$ |
| $\mathrm{R} 3 / \overline{\text { NTo } \mathrm{R}^{2}}$ | $43 \mathrm{R}_{82}$ |
|  | 47 $\mathrm{R}_{\text {\％}}$ |
| Rso ${ }^{4}$ | （41）R8o |
| R ${ }^{1}$ | 40 R 为 |
| R 52 | 39\％ |
| R 53 | 38 R \％ |
|  |  |
| R 82 | $35 \mathrm{Ras} / \mathrm{so}$ |
| $\mathrm{R}_{63} \mathrm{OH}$ | 圇 R ，／ Sl |
| Vcc ${ }^{2}$ | $33 \mathrm{Ra} / \overline{\text { SCK }}$ |

（Top View）

（Top View）


- ABSOLUTE MAXIMUM RATINGS

| Item | Symbol | Value | Unit | Note |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 | V |  |
| Terminal Voltage |  | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | 3 |
|  |  | $\mathrm{~V}_{\mathrm{CC}}-45$ to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | 4 |
| Total Allowance of Input Currents | $\Sigma \mathrm{I}_{\mathrm{O}}$ | 50 | mA | 5 |
| Total Allowance of Output Currents | $-\Sigma I_{\mathrm{O}}$ | 150 | mA | 6 |
| Maximum Input Current | $\mathrm{I}_{\mathrm{O}}$ | 15 | mA | 7,8 |
| Maximum Output Current |  | 4 | mA | 9,10 |
|  |  | 6 | mA | 9,11 |
|  |  | 30 | mA | 9,12 |
| Operating Temperature | $\mathrm{T}_{\mathrm{opr}}$ | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $\mathrm{T}_{\mathrm{stg}}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

(Note 1) Permanent damage may occur if "Absolute Maximum Ratings" are exceeded. Normal operation should be under the conditions of "Electrical Characteristics". If these conditions are exceeded, it may cause the malfunction and affect the reliability of LSI.
(Note 2) All voltages are with respect to GND.
(Note 3) Applied to standard pins.
(Note 4) Applied to high voltage pins.
(Note 5) Total allowance of input current is the total sum of input current which flow in from all I/O pins to GND simultaneously.
(Note 6) Total allowance of output current is the total sum of the output current which flow out from $\mathrm{V}_{\mathrm{CC}}$ to all I/O pins simultaneously.
(Note 7) Maximum input current is the maximum amount of input current from each I/O pin to GND.
(Note 8) Applied to $\mathrm{D}_{0} \sim \mathrm{D}_{3}$ and R3 $\sim \mathrm{R} 8$.
(Note 9) Maximum output current is the maximum amount of output current from $\mathrm{V}_{\mathrm{CC}}$ to each I/O pin.
(Note 10) Applied to $D_{0} \sim D_{3}$ and R3 $\sim$ R8.
(Note 11) Applied to RO~R2.
(Note 12) Applied to $D_{4} \sim D_{15}$.

- HMCS404C ELECTRICAL CHARACTERISTICS
- DC CHARACTERISTICS $\left(V_{C C}=4 V\right.$ to $6 V, G N D=0 V, V_{d i s p}=V_{C C}-40 \mathrm{~V}$ to $V_{C C}, T a=-20$ to $+75^{\circ} C$, if not specified.)

| Item | Symbol | Pin Name | Test Conditions |  | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | min | typ | max |  |  |
| Input "High" Voltage | $V_{\text {IH }}$ | $\begin{aligned} & \text { RESET, } \overline{\text { SCK }}, \\ & \mathrm{INT}_{0}, \frac{\mathrm{INT}_{1}}{} \end{aligned}$ |  |  | $0.7 V_{\text {cc }}$ | - | $V_{c c}+0.3$ | $\checkmark$ |  |
|  |  | SI |  |  | $0.7 \mathrm{~V}_{\text {cc }}$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
|  |  | $\mathrm{OSC}_{1}$ |  |  | $\mathrm{V}_{\mathrm{cc}}-0.5$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
| Input "Low" <br> Voltage | $V_{\text {IL }}$ | $\frac{\mathrm{RESET}, \overline{\mathrm{SCK}}}{\frac{\mathrm{INT}}{0}},$ |  |  | -0.3 | - | $0.22 V_{c c}$ | V |  |
|  |  | SI |  |  | -0.3 | - | 0.22 V cc | V |  |
|  |  | $\mathrm{OSC}_{1}$ |  |  | -0.3 | - | 0.5 | V |  |
| Output "High" Voltage | VOH | SCK, SO | $-\mathrm{I}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ |  | $\mathrm{V}_{\text {cc- }} 1.0$ | - | - | V |  |
|  |  |  | $-\mathrm{I}_{\mathrm{OH}}=0.01 \mathrm{~mA}$ |  | $\mathrm{V}_{\mathrm{cc}}-0.3$ | - | - | V |  |
| Output "Low" Voltage | $\mathrm{V}_{\text {OL }}$ | $\overline{\text { SCK, SO }}$ | $\mathrm{IOL}=1.6 \mathrm{~mA}$ |  | - | - | 0.4 | V |  |
| Input/Output <br> Leakage Current | $\left\|I_{1 L}\right\|$ |  | $V_{\text {in }}=O V$ to $V_{\text {cc }}$ |  | - | - | 1 | $\mu \mathrm{A}$ | 1 |
| Current Dissipation in Active Mode | $I_{\text {cc }}$ | $V_{c c}$ | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ | Crystal or Ceramic Filter Oscillator Option $\mathrm{f}_{\text {osc }}=4 \mathrm{MHz}$ | - | - | 2.0 | mA | 2, 6 |
|  |  |  |  | Resistor Oscillator Option $\mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz}$ | - | - | 2.4 | mA | 2, 6 |
| Current <br> Dissipation in Standby Mode | $\mathrm{I}_{\text {SBY } 1}$ | $\mathrm{V}_{\mathrm{CC}}$ | Maximum <br> Logic <br> Operation <br> $V_{c c}=5 \mathrm{~V}$ | Crystal or Ceramic Filter Oscillator Option $\mathrm{f}_{\text {osc }}=4 \mathrm{MHz}$ | - | - | 1.2 | mA | 3, 6 |
|  |  |  |  | Resistor <br> Oscillator <br> Option <br> fosc $^{\text {ox }}=4 \mathrm{MHz}$ | - | - | 1.6 | mA | 3, 6 |
|  | $\mathrm{I}_{\text {SBY2 }}$ | $\mathrm{V}_{\mathrm{CC}}$ | Minimum <br> Logic <br> Operation $V_{c c}=5 \mathrm{~V}$ | Crystal or Ceramic Filter Oscillator Option $\mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz}$ | - | - | 0.9 | mA | 4, 6 |
|  |  |  |  | Resistor Oscillator Option $\mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz}$ | - | - | 1.3 | mA | 4, 6 |
| Current Dissipation in Stop Mode | $I_{\text {stop }}$ | $\mathrm{V}_{\mathrm{cc}}$ | $\begin{aligned} & V_{\text {in }}(\overline{T E S T})=V_{c c}-0.3 \mathrm{~V} \text { to } V_{c c} \\ & V_{\text {in }}(R E S E T)=0 \mathrm{~V} \text { to } 0.3 \mathrm{~V} \end{aligned}$ |  | - | - | 10 | $\mu \mathrm{A}$ | 5 |
| Stop Mode Retain Voltage | $V_{\text {stop }}$ | $V_{\text {cc }}$ |  |  | 2 | - | - | V |  |

(Note 1) Pull-up MOS current and output buffer current are excluded.
(Note 2) The MCU is in the reset state. The input/output current does not flow.

$$
\begin{array}{lll}
\text { Test Conditions: } & \mathrm{MCU} \text { state; } & \bullet \text { Reset state in Operation Mode } \\
& \text { Pin state; } & \bullet \text { RESET, TEST } \ldots V_{C C} \text { voltage } \\
& & \bullet D_{0} \sim D_{3}, R 3 \sim R 9 \ldots V_{C C} \text { voltage } \\
& & \bullet D_{4} \sim D_{15}, R O \sim R 2, R_{A O} R_{A 1} \cdots V_{\text {disp }} \text { voltage }
\end{array}
$$

(Note 3) The timer/counter operate with the fastest clock and input/output current does not flow. Test Conditions: MCU state; • Standby Mode

- Input/Output; Reset state
- TIMER-A; $\div 2$ prescaler divide ratio
- TIMER-B; $\div 2$ prescaler divide ratio
- SERIAL Interface ; Stop

Pin state; $\quad$ RESET ... GND voltage

- TEST $\cdot . . V_{\text {Cc }}$ voltage
- $D_{0} \sim D_{3}, R 3 \sim R 9 \ldots V_{c c}$ voltage
- $D_{4} \sim D_{15}, R 0 \sim R 2, R_{A 0}, R_{A 1} \cdots V_{\text {disp }}$ voltage
(Note 4) The timer/counter operate with the slowest clock and input/output current does not flow.
Test Conditions: MCU state; • Standby Mode
- Input/Output; Reset state
- TIMER-A; $\div 2048$ prescaler divide ratio
- TIMER-B; $\div 2048$ prescaler divide ratio
- SERIAL Interface ; Stop

Pin state; - RESET... GND voltage

- TEST $\ldots V_{\text {CC }}$ voltage
- $D_{0} \sim D_{3}, R 3 \sim R 9 \ldots V_{c c}$ voltage
- $D_{4} \sim D_{15}, R 0 \sim R 2, R_{A O}, R_{A 1} \cdots V_{\text {disp }}$ voltage
(Note 5) Pull-down MOS current is excluded.
(Note 6) When $\mathrm{f}_{\text {osc }}=x[\mathrm{MHz}]$, the Current Dissipation in Operation mode and Standby mode are estimated as follows:
max. value ( $\left.\mathrm{f}_{\mathrm{osc}}=x[\mathrm{MHz}]\right)=\frac{x}{4} \times \max$. value ( $\left.\mathrm{f}_{\mathrm{osc}}=4[\mathrm{MHz}]\right)$
- INPUT/OUTPUT CHARACTERISTICS FOR STANDARD PIN
$\left(\mathrm{V}_{\mathrm{cc}}=4 \mathrm{~V}\right.$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}, \mathrm{Ta}=-20$ to $+75^{\circ} \mathrm{C}$, if not specified. $)$

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ. | max |  |  |
| Input "High" <br> Voltage | $\mathrm{V}_{\text {IH }}$ | $\begin{aligned} & D_{0} \sim D_{3}, \\ & R 3 \sim R 5, R 9 \end{aligned}$ |  | $0.7 \mathrm{~V}_{\mathrm{cc}}$ | - | $\mathrm{V}_{\mathrm{Cc}}+0.3$ | V |  |
| Input "Low" Voltage | $V_{\text {IL }}$ | $\begin{aligned} & D_{0} \sim D_{3}, \\ & \text { R3 } \sim \text { R5, R9 } \end{aligned}$ |  | -0.3 | - | $0.22 V_{\text {cc }}$ | V |  |
| Output "High" Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & D_{0} \sim D_{3} \\ & R 3 \sim R 8 \end{aligned}$ | $-\mathrm{l}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{cc}}-1.0$ | - | - | V | 1 |
|  |  | $\begin{aligned} & D_{0} \sim D_{3}, \\ & R 3 \sim R 8 \end{aligned}$ | $-\mathrm{I}_{\mathrm{OH}}=0.01 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{cc}}-0.3$ | - | - | V | 1 |
| Output "Low" <br> Voltage | VOL | $\begin{aligned} & D_{0} \sim D_{3}, \\ & R 3 \sim R 8 \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ | - | - | 0.4 | V |  |
| Input/Output Leakage Current | IILI | $\begin{aligned} & D_{0} \sim D_{3}, \\ & \text { R3 } \sim \text { R9 } \end{aligned}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {CC }}$ | - | - | 1 | $\mu \mathrm{A}$ | 2 |
| Pull-Up MOS Current | $-l_{p}$ | $\begin{aligned} & \text { Do } \sim D_{3}, \\ & \text { R3 } \sim \text { R9 } \end{aligned}$ | $\begin{aligned} & V_{c c}=5 \mathrm{~V} \\ & V_{\text {in }}=0 V \end{aligned}$ | 30 | 60 | 120 | $\mu \mathrm{A}$ | 3 |

[^3]- INPUT/OUTPUT CHARACTERISTICS FOR HIGH VOLTAGE PIN
$\left(\mathrm{V}_{\mathbf{C C}}=4 \mathrm{~V}\right.$ to $\mathbf{6 V}, \mathbf{G N D}=\mathbf{0 V}, \mathrm{V}_{\text {disp }}=\mathrm{V}_{\mathbf{c c}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}, \mathrm{Ta}^{2}=-\mathbf{2 0}$ to $+\mathbf{7 5} 5^{\circ} \mathrm{C}$, if not specified.)

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| $\begin{aligned} & \text { Input "High" } \\ & \text { Voltage } \\ & \hline \end{aligned}$ | $V_{1 H}$ | $\begin{aligned} & D_{4} \sim D_{15}, R_{1} \\ & R 2, R_{A 0}, R_{A 1} \\ & \hline \end{aligned}$ |  | $0.7 \mathrm{~V}_{\mathrm{cc}}$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
| $\begin{aligned} & \text { Input "Low" } \\ & \text { Voltage } \end{aligned}$ | $V_{\text {IL }}$ | $\begin{aligned} & \mathrm{D}_{4} \sim \mathrm{D}_{15}, \mathrm{R}_{1} \\ & \mathrm{R} 2, \mathrm{R}_{\mathrm{A} 0}, \mathrm{R}_{\mathrm{A} 1} \end{aligned}$ |  | $\mathrm{V}_{\mathrm{cc}}-40$ | - | 0.22 V Cc | V |  |
| Output "High" Voltage | $\mathrm{V}_{\text {OH }}$ | $\mathrm{D}_{4} \sim \mathrm{D}_{15}$ | $-\mathrm{I}_{\mathrm{OH}}=15 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ | $\mathrm{V}_{\mathrm{cc}}-3.0$ | - | - | V |  |
|  |  |  | $-\mathrm{O}_{\mathrm{OH}}=9 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{cc}}-2.0$ | - | - | V |  |
|  |  | $\mathrm{RO} \sim \mathrm{R} 2$ | $-\mathrm{l}_{\mathrm{OH}}=3 \mathrm{~mA}, V_{\text {CC }}=5 \mathrm{~V} \pm 10 \%$ | $\mathrm{V}_{\mathrm{cc}}-3.0$ | - | - | V |  |
|  |  |  | $-\mathrm{I}_{\mathrm{OH}}=1.8 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{cc}}-2.0$ | - | - | V |  |
| Output "Low" <br> Voltage | $V_{\text {OL }}$ | $\begin{aligned} & \mathrm{D}_{4} \sim \mathrm{D}_{15} \\ & \mathrm{RO} \sim \mathrm{R} 2 \end{aligned}$ | $\mathrm{V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ | - | - | $\mathrm{V}_{\mathrm{cc}}-37$ | V | 1 |
|  |  | $\begin{aligned} & D_{4}^{\sim} \sim D_{15} \\ & R O \sim R 2 \end{aligned}$ | $150 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ | - | - | $\mathrm{V}_{\mathrm{cc}}-37$ | V | 2 |
| Input/Output Leakage Current | $\mathrm{H}_{1} \mathrm{l}$ | $\begin{aligned} & \mathrm{D}_{4} \sim \mathrm{D}_{15} \\ & \mathrm{RO} \sim \mathrm{R}_{2} \\ & \mathrm{R}_{\mathrm{AO}}, \mathrm{R}_{\mathrm{A} 1} \\ & \hline \end{aligned}$ | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | - | - | 20 | $\mu \mathrm{A}$ | 3 |
| Pull Down MOS Current | $l_{\text {d }}$ | $\begin{aligned} & D_{4} \sim D_{15} \\ & R O \sim R_{2} \\ & R_{A 0}, R_{A 1} \\ & \hline \end{aligned}$ | $\begin{aligned} & V_{\text {disp }}=V_{c c}-35 \mathrm{~V} \\ & V_{\text {in }}=V_{c c} \end{aligned}$ | 125 | 250 | 500 | $\mu \mathrm{A}$ | 4 |

(Note 1) Applied to I/O pins with "with Pull-down MOS" selected by mask option.
(Note 2) Applied to I/O pins with "without Pull-down MOS (PMOS Open Drain)" selected by mask option.
(Note 3) Puil-down MOS current and output buffer current are excluded.
(Note 4) Applied to I/O pins with "with Pull-down MOS" selected by mask option.

## HMCS404C/HMCS404CL/HMCS404AC

- AC CHARACTERISTICS $\left(\mathrm{V}_{\mathbf{c c}}=\mathbf{4 V}\right.$ to $\mathbf{6 V}$, $\mathrm{GND}=\mathbf{0 V}, \mathrm{V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}} \mathbf{- 4 0 V}$ to $\mathrm{V}_{\mathrm{Cc}}, \mathrm{Ta}_{\mathrm{a}}=\mathbf{- 2 0}$ to $+\mathbf{7 5}{ }^{\circ} \mathrm{C}$, if not specified. $)$

| Item |  | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min |  |  | typ | max |  |  |
|  | Oscillation Frequency |  | $\mathrm{f}_{\text {osc }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  | 0.4 | 4 | 4.5 | MHz |  |
|  | Instruction Cycle Time | $\mathrm{t}_{\text {cyc }}$ |  |  | 1.78 | 2 | 20 | $\mu \mathrm{s}$ |  |
|  | Oscillator Stabilization Time | $t_{\text {R }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  | - | - | 20 | ms | 1 |
|  | Oscillation Frequency | $\mathrm{f}_{\text {osc }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ | $\mathrm{R}_{\mathrm{f}}=20 \mathrm{k} \Omega \pm 2 \%$ | 1.8 | 3.0 | 4.2 | MHz |  |
|  | Instruction Cycle Time | $\dot{t}_{\text {cyc }}$ |  | $\mathrm{R}_{\mathrm{f}}=20 \mathrm{k} \Omega \Omega \pm 2 \%$ | 1.9 | 2.66 | 4.44 | $\mu \mathrm{s}$ |  |
|  | Oscillator Stabilization Time | $\mathrm{t}_{\text {RC }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ | $\mathrm{R}_{\mathrm{f}}=20 \mathrm{k} \Omega \pm 2 \%$ | - | - | 0.5 | ms | 1 |
|  | External Clock Frequency | ${ }^{\text {f }}$ CP | $\mathrm{OSC}_{1}$ |  | 0.4 | - | 4.5 | MHz | 2 |
|  | External Clock "High" Level Width | ${ }^{\text {t }}$ CPH | $\mathrm{OSC}_{1}$ |  | 100 | - | - | ns | 2 |
|  | External Clock "Low" Level Width | $\mathrm{t}_{\mathrm{CPL}}$ | $\mathrm{OSC}_{1}$ |  | 100 | - | - | ns | 2 |
|  | External Clock Rise Time | ${ }^{\text {t }}{ }_{\text {cr }}$ | $\mathrm{OSC}_{1}$ |  | - | - | 20 | ns | 2 |
|  | External Clock Fall Time | ${ }_{\text {t }}^{\text {cPf }}$ | $\mathrm{OSC}_{1}$ |  | - | - | 20 | ns | 2 |
|  | Instruction Cycle Time | $\mathrm{t}_{\mathrm{cyc}}$ |  |  | 1.78 | - | 20 | $\mu \mathrm{s}$ | 2 |
| INTo "High" Level Width |  | ${ }^{\text {tiOH}}$ | INT0 |  | 2 | - | - | $\mathrm{t}_{\text {cyc }}$ | 3 |
| INTo "Low" Level Width |  | $\mathrm{t}_{10 \mathrm{~L}}$ | INTo |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 3 |
| INT ${ }_{1}$ "High" Level Width |  | $\mathrm{t}_{11 \mathrm{H}}$ | $\overline{\mathrm{NT}}{ }_{1}$ |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 3 |
| $\overline{\mathrm{INT}}{ }_{1}$ "Low" Level Width |  | $t_{112}$ | $\overline{\mathrm{NT}_{1}}$ |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 3 |
| RESET "High" Level Width |  | $\mathrm{t}_{\text {RSTH }}$ | RESET |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 4 |
| Input Capacitance |  | $\mathrm{C}_{\text {in }}$ | all pins | $\begin{aligned} & f=1 \mathrm{MHz} \\ & V_{\text {in }}=0 \mathrm{~V} \end{aligned}$ | - | - | 15 | pF |  |
| RESET Fall Time |  | $t_{\text {RSTf }}$ |  |  | - | - | 20 | ms | 4 |

(Note 1) Oscillator stabilization time is the time until the oscillator stabilizes after VCC reaches 4.0V at "Power-on", or after RESET input level goes to "High" by resetting to quit the stop mode by MCU reset on the circuits below. At power ON or recovering from stop mode, apply RESET input more than trC to obtain the necessary time for oscillator stabilization. When using crystal or ceramic filter oscillator, please ask a crystal oscillator maker's or ceramic filter maker's advice because oscillator stabilization time depends on the circuit constant and stray capacity.

Crystal oscillator


GND
Crystal: $\mathbf{4 . 1 9 4 3 0 4 M H z}$ NC-18C(Nihon Denpa Kogyo)
Rf : $1 \mathrm{M} \Omega \pm 2 \%$
$C_{1}: 22 \mathrm{pF} \pm 20 \%$
$C_{2}: 22 \mathrm{pF} \pm 20 \%$

Ceramic filter oscillator


GND
Ceramic filter: CSA4.00MG (Murata)
Rf: $\mathbf{1 M} \Omega \pm \mathbf{2 \%}$
$\mathrm{C}_{1}$ : $30 \mathrm{pF} \pm 20 \%$
$C_{2}: 30 \mathrm{pF} \pm 20 \%$

Resistor oscillator


Rf : $20 k \Omega \pm 2 \%$
(Note 2)

(Note 4)
RESET

(Note 3)


- SERIAL INTERFACE TIMING CHARACTERISTICS
$\left(V_{\mathrm{Cc}}=4 \mathrm{~V}\right.$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{Cc}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{Cc}}, \mathrm{Ta}=-20$ to $+75^{\circ} \mathrm{C}$, if not specified.)
- At Transfer Clock Output

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Transfer Clock Cycle Time | ${ }^{\text {tseyc }}$ | $\overline{\text { SCK }}$ | (Note 2) | 1 | - | - | $\mathrm{t}_{\text {cyc }}$ | 1, 2 |
| Transfer Clock "High" Level Width | $\mathrm{t}_{\text {SCKH }}$ | SCK | (Note 2) | 0.5 | - | - | ${ }^{\text {tscyc }}$ | 1, 2 |
| Transfer Clock "Low" Level Width | $\mathrm{t}_{\text {SCKL }}$ | SCK | (Note 2) | 0.5 | - | - | ${ }^{\text {tscyc }}$ | 1, 2 |
| Transfer Clock Rise Time | ${ }^{\text {tsCKr }}$ | SCK | (Note 2) | - | - | 100 | ns | 1,2 |
| Transfer Clock Fall Time | ${ }^{\text {tSCKf }}$ | SCK | (Note 2) | - | - | 100 | ns | 1,2 |
| Serial Output Data Delay Time | $\mathrm{t}_{\text {DSO }}$ | SO | (Note 2) | - | - | 300 | ns | 1, 2 |
| Serial Input Data Set-up Time | $\mathrm{t}_{\text {SSI }}$ | SI |  | 500 | - | - | ns | 1 |
| Serial Input Data Hold Time | $\mathrm{t}_{\mathrm{HSI}}$ | SI |  | 150 | - | - | ns | 1 |

- At Transfer Clock Input

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Transfer Clock Cycle Time | ${ }^{\text {tscyc }}$ | $\overline{\text { SCK }}$ |  | 1 | - | - | $\mathrm{t}_{\text {cyc }}$ | 1 |
| Transfer Clock "High" Level Width | ${ }^{\text {tSCKH }}$ | SCK |  | 0.5 | - | - | ${ }^{\text {tseyc }}$ | 1 |
| Transfer Clock "Low" Level Width | ${ }^{\text {tsCKL }}$ | $\overline{\text { SCK }}$ |  | 0.5 | - | - | ${ }^{\text {tscyc }}$ | 1 |
| Transfer Clock Rise Time | ${ }^{\text {tsCKR }}$ | SCK |  | - | - | 100 | ns | 1 |
| Transfer Clock Fall Time | ${ }^{\text {t SCKf }}$ | $\overline{\text { SCK }}$ |  | - | - | 100 | ns | 1 |
| Serial Output Data Delay Time | ${ }^{\text {toso }}$ | SO | (Note 2) | - | - | 300 | ns | 1, 2 |
| Serial Input Data Set-up Time | ${ }^{\text {tssI }}$ | SI |  | 500 | - | - | ns | 1 |
| Serial Input Data Hold Time | $\mathrm{t}_{\mathrm{HSI}}$ | SI |  | 150 | - | - | ns | 1 |

(Note 1) Timing Diagram of Serial Interface


* $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$ and 0.8 V are the threshold voltage for transfer clock output. $0.7 \mathrm{~V}_{\mathrm{CC}}$ and $0.22 \mathrm{~V}_{\mathrm{CC}}$ are the threshold voltage for transfer clock input.
(Note 2) Timing Load Circuit

$$
\begin{array}{ll}
\text { Test }
\end{array}
$$



Icc vs. fosc Characteristics (Crystal, Ceramic Filter Oscillator Option)


Icc vs. fosc Characteristics
(Resistor Oscillator Option)

$I_{\text {SBY }}$ vs. fosc Characteristics (Crystal, Ceramic Filter Oscillator Option)


ICC vs. V ${ }_{\text {CC }}$ Characteristics
(Crystal, Ceramic Filter Oscillator Option)

$I_{C C}$ vs. $V_{C C}$ Characteristics (Resistor Oscillator Option)

$I_{S B Y}$ vs. $V_{C C}$ Characteristics
(Crystal, Ceramic Filter Oscillator Option)

$I_{\text {SBY }}$ vs. $\mathrm{f}_{\text {OsC }}$ Characteristics (Resistor Oscillator Option)

-Ip (Pull-up MOS Current) vs.
$V_{C C}$ Characteristics


$I_{\mathrm{SBY}}$ vs. $\mathrm{V}_{\mathrm{CC}}$ Characteristics (Resistor Oscillator Option)

$I_{d}$ (Pull-down MOS Current) vs. ( $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\text {disp }}$ ) Characteristics

$-\mathrm{IOH}_{\mathrm{OH}} \min$ vs. $\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OH}}\right)$ Characteristics (Standard Pin "CMOS")

$-{ }^{-} \mathbf{O H} \min$. vs. $\left(V_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OH}}\right)$ Characteristics ( $D_{4} \sim D_{15}$ Pins)

$-\mathrm{I}_{\mathrm{OH}}$ min. vs. ( $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OH}}$ ) Characteristics (RO $\sim$ R2 Pins)

- HMCS404CL ELECTRICAL CHARACTERISTICS
- DC CHARACTERISTICS ( $\mathrm{V}_{\mathrm{Cc}}=\mathbf{2 . 7 \mathrm { V }}$ to $\mathbf{6 V}$, $\mathrm{GND}=\mathbf{0 V}, \mathrm{V}_{\text {disp }}=\mathrm{V}_{\mathrm{Cc}}-\mathbf{4 0} \mathrm{V}$ to $\mathrm{V}_{\mathrm{cc}}, \mathrm{Ta}=-\mathbf{2 0}$ to $+\mathbf{7 5}{ }^{\circ} \mathrm{C}$, if not specified.)

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Input "High" Voltage | $\mathrm{V}_{\text {IH }}$ | RESET, SCK, $\overline{\text { INTO }}$, INT $_{1}$ |  | $0.85 V_{\text {cc }}$ | - | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
|  |  | SI |  | $0.85 \mathrm{~V}_{\text {cc }}$ | - | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
|  |  | $\mathrm{OSC}_{1}$ |  | $\mathrm{V}_{\mathrm{CC}}-0.3$ | - | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
| Input "Low" Voltage | $V_{\text {IL }}$ | RESET, $\overline{\text { SCK, }}$ INTo, INT $_{1}$ |  | -0.3 | - | $0.15 V_{\text {cc }}$ | V |  |
|  |  | SI |  | -0.3 | - | $0.15 \mathrm{~V}_{\mathrm{cc}}$ | V |  |
|  |  | $\mathrm{OSC}_{1}$ |  | -0.3 | - | 0.3 | V |  |
| Output "High" Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\overline{\text { SCK, SO }}$ | $\mathrm{I}_{\mathrm{OH}}=0.1 \mathrm{~mA}$ | $\mathrm{V}_{\text {cc }}-0.5$ | - | - | V |  |
| Output "Low" <br> Voltage | V ${ }_{\text {OL }}$ | SCK, SO | $1 \mathrm{OL}=0.4 \mathrm{~mA}$ | - | - | 0.4 | v |  |
| Input/Output Leakage Current | HILI | RESET, $\overline{\text { SCK, }}$ $\overline{\mathrm{NTT}}, \overline{\text { INT }}$ SI, SO, OSC ${ }_{1}$ | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{Cc}}$ | - | - | 1 | $\mu \mathrm{A}$ | 1 |
| Current Dissipation in Active Mode | Icc | $\mathrm{V}_{\mathrm{Cc}}$ | $\begin{aligned} & \mathrm{v}_{\mathrm{cc}}=3 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{osc}}=2 \mathrm{MHz} \end{aligned}$ | - | - | 0.6 | mA | 2, 6 |
| Current Dissipation in Standby Mode | $\mathrm{I}_{\text {SBY } 1}$ | $\mathrm{V}_{\mathrm{Cc}}$ | $\begin{aligned} & \text { Maximum Logic Operation } \\ & V_{\mathrm{CC}}=3 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{osc}}=2 \mathrm{MHz} \end{aligned}$ | - | - | 0.5 | mA | 3,6 |
|  | $\mathrm{I}_{\text {SBY2 }}$ | $\mathrm{V}_{\mathrm{Cc}}$ | Minimum Logic Operation $\begin{aligned} & \mathrm{v}_{\mathrm{CC}}=3 \mathrm{~V} \\ & \mathrm{f}_{\text {osc }}=2 \mathrm{MHz} \end{aligned}$ | - | - | 0.4 | mA | 4, 6 |
| Current Dissipation in Stop Mode | $\mathrm{I}_{\text {stop }}$ | $\mathrm{V}_{\mathrm{cc}}$ | $\begin{aligned} & V_{\text {in }}(\overline{\mathrm{TEST}})=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\text {in }}(\mathrm{RESET})=0 \mathrm{~V} \text { to } 0.2 \mathrm{~V} \end{aligned}$ | - | - | 10 | $\mu \mathrm{A}$ | 5 |
| Stop Mode Retain Voltage | $\mathrm{V}_{\text {stop }}$ | $\mathrm{V}_{\mathrm{Cc}}$ |  | 2 | - | - | V |  |

(Note 1) Pull-up MOS current and output buffer current are excluded.
(Note 2) The MCU is in the reset state. The input/output current does not flow.
Test Conditions: MCU state; - Reset state in Operation Mode
Pin state; - RESET, TEST $\ldots V_{\text {cc }}$ voltage

- $D_{0} \sim D_{3}, R 3 \sim R 9 \cdots V_{C C}$ voltage
- $D_{4} \sim D_{15}, R O \sim R 2, R_{A 0}, R_{A 1} \cdots V_{\text {disp }}$ voltage
(Note 3) The timer/counter operate with the fastest clock and input/output current does not flow.
Test Conditions: MCU state; •Standby Mode
- Input/Output; Reset state
- TIMER-A; $\div 2$ prescaler divide ratio
- TIMER-B; $\div 2$ prescaler divide ratio - SERIAL Interface ; Stop

Pin state; - RESET ... GND voltage

- TEST ... $V_{\text {cc }}$ voltage
- $D_{0} \sim D_{3}, R 3 \sim R 9 \cdots V_{c c}$ voltage
- $D_{4} \sim D_{15}, R 0 \sim R 2, R_{A 0} . R_{A 1} \cdots V_{\text {disp }}$ voltage
(Note 4) The timer/counter operate with the slowest clock and input/output current does not flow.
Test Conditions: MCU state; - Standby Mode
- Input/Output; Reset state
- TIMER-A; $\div 2048$ prescaler divide ratio - TIMER-B; -2048 prescaler divide ratio - SERIAL Interface ; Stop

Pin state; - RESET... GND voltage

- TEST $\ldots V_{\text {CC }}$ voltage - $D_{0} \sim D_{3}, R 3 \sim R 9 \ldots V_{\text {cc }}$ voltage - $D_{4} \sim D_{15}, R O \sim R 2, R_{A 0}, R_{A 1} \cdots V_{\text {disp }}$ voltage
(Note 5) Pull-down MOS current is excluded
(Note 6) When $\mathrm{f}_{\text {osc }}=x[\mathrm{MHz}]$, the Current Dissipation in Operation mode and Standby mode are estimated as follows:
[When Divide-by-8 (D-8) option is selected.] max. value ( $\mathrm{f}_{\mathrm{osc}}=x[\mathrm{MHz}]$ ) $=\frac{x}{2} \times \max$. value ( $\mathrm{f}_{\mathrm{osc}}=2[\mathrm{MHz}$ )

INPUT/OUTPUT CHARACTERISTICS FOR STANDARD PIN
$\left(V_{\mathbf{C C}}=2.7 \mathrm{~V}\right.$ to $\mathbf{6 V}, G N D=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathbf{C C}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{Ta}_{\mathrm{a}}=-\mathbf{2 0}$ to $+\mathbf{7 5}{ }^{\circ} \mathrm{C}$, if not specified.)

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Input "High" <br> Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & D_{0} \sim D_{3}, \\ & \text { R3 } \sim \text { R5, R9 } \end{aligned}$ |  | $0.85 V_{C C}$ | - | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
| Input "Low" Voltage | $V_{\text {IL }}$ | $\begin{aligned} & D_{0} \sim D_{3}, \\ & \text { R3 } \sim \text { R5, R9 } \end{aligned}$ |  | -0.3 | - | 0.15 V Cc | V |  |
| Output "High" Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & D_{0} \sim D_{3}, \\ & R 3 \sim R 8 \end{aligned}$ | $-\mathrm{I}_{\mathrm{OH}}=0.1 \mathrm{~mA}$ | $V_{c c}-0.5$ | - | - | V | 1 |
| Output "Low" Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & D_{0} \sim D_{3}, \\ & R 3 \sim R 8 \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=0.4 \mathrm{~mA}$ | - | - | 0.4 | V |  |
| Input/Output Leakage Current | $\left\|I_{\text {IL }}\right\|$ | $\begin{aligned} & D_{0} \sim D_{3}, \\ & R 3 \sim R 9 \end{aligned}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $V_{\text {cc }}$ | - | - | 1 | $\mu \mathrm{A}$ | 2 |
| Pull-Up MOS Current | $-l_{p}$ | $\begin{aligned} & D_{0} \sim D_{3} \\ & \text { R3 } \sim \text { R9 } \end{aligned}$ | $\begin{aligned} & V_{C c}=3 V \\ & V_{\text {in }}=0 V \end{aligned}$ | 3 | 15 | 40 | $\mu \mathrm{A}$ | 3 |
|  |  | $\begin{aligned} & D_{0} \sim D_{3}, \\ & R 3 \sim R 9 \end{aligned}$ | $\begin{aligned} & V_{c c}=5 V \\ & V_{\text {in }}=0 V \end{aligned}$ | 30 | 60 | 120 | $\mu \mathrm{A}$ | 3 |

(Note 1) Applied to I/O pins with "CMOS" output selected by mask option.
(Note 2) Pull-up MOS current and output buffer current are excluded.
(Note 3) Applied to I/O pins "with Pull-up MOS" selected by mask option.

- INPUT/OUTPUT CHARACTERISTICS FOR HIGH VOLTAGE PIN
$\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\right.$ to $\mathbf{6 V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{Cc}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{Cc}}, \mathrm{Ta}_{\mathrm{a}}=-\mathbf{2 0}$ to $+75^{\circ} \mathrm{C}$, if not specified.)

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| $\begin{aligned} & \text { Input "High" } \\ & \text { Voltage } \end{aligned}$ | $\mathrm{V}_{1 \mathrm{H}}$ | $\begin{aligned} & D_{4} \sim D_{15}, R_{1} \\ & R 2, R_{A 0}, R_{A 1} \end{aligned}$ |  | $0.85 \mathrm{~V}_{\mathrm{cc}}$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
| Input "Low" Voltage | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & \mathrm{D}_{4} \sim \mathrm{D}_{15}, \mathrm{R} 1 \\ & \mathrm{R}_{2}, \mathrm{R}_{\mathrm{A} 0}, \mathrm{R}_{\mathrm{A} 1} \end{aligned}$ |  | $\mathrm{V}_{\mathrm{Cc}}-40$ | - | $0.15 V_{\text {cc }}$ | V |  |
| Output "High" <br> Voltage | $\mathrm{V}_{\text {OH }}$ | $\mathrm{D}_{4} \sim \mathrm{D}_{15}$ | $-\mathrm{I}_{\mathrm{OH}}=15 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ | $\mathrm{V}_{\mathrm{CC}}-3.0$ | - | - | V |  |
|  |  |  | $-\mathrm{IOH}^{\text {a }}=2.5 \mathrm{~mA}$ | $V_{C C}-1.0$ | - | - | V |  |
|  |  | $\mathrm{R} 0 \sim \mathrm{R} 2$ | $-\mathrm{I}_{\mathrm{OH}}=3 \mathrm{~mA}, \mathrm{~V}_{\text {CC }}=5 \mathrm{~V} \pm 10 \%$ | $\mathrm{V}_{\mathrm{cc}}-3.0$ | - | - | V |  |
|  |  |  | $-\mathrm{O}_{\mathrm{OH}}=0.5 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{cc}}-1.0$ | - | - | v |  |
| Output "Low" <br> Voltage | $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & \mathrm{D}_{4} \sim \mathrm{D}_{15} \\ & \mathrm{RO} \sim \mathrm{R2} \end{aligned}$ | $\mathrm{V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ | - | - | $\mathrm{V}_{\mathrm{cc}-37}$ | V | 1 |
|  |  | $\begin{aligned} & D_{4} \sim D_{15} \\ & R 0 \sim R 2 \end{aligned}$ | $150 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ | - | - | $V_{c c}-37$ | V | 2 |
| Input/Output Leakage Current | \| $\mathrm{ILI}^{\text {I }}$ |  | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | - | - | 20 | $\mu \mathrm{A}$ | 3 |
| Pull Down MOS Current | $I_{d}$ | $\begin{aligned} & D_{4} \sim D_{15} \\ & R_{0} \sim R_{2} \\ & R_{A 0}, R_{A 1} \end{aligned}$ | $\begin{aligned} & V_{\text {disp }}=V_{c c}-35 \mathrm{~V} \\ & V_{\text {in }}=V_{c c} \end{aligned}$ | 125 | 250 | 500 | $\mu \mathrm{A}$ | 4 |

(Note 1) Applied to I/O pins "with Pull-down MOS" selected by mask option.
(Note 2) Applied to I/O pins "without Pull-down MOS (PMOS Open Drain)" selected by mask option.
(Note 3) Pull-down MOS current and output buffer current are excluded.
(Note 4) Applied to I/O pins "with Pull-down MOS" selected by mask option.

- AC CHARACTERISTICS ( $\mathrm{V}_{\mathbf{c c}}=\mathbf{2 . 7} \mathbf{V}$ to $\mathbf{6 V}, \mathrm{GND}=\mathbf{0} \mathrm{V}, \mathrm{V}_{\text {disp }}=\mathrm{V}_{\mathbf{C c}}-\mathbf{4 0} \mathrm{V}$ to $\mathrm{V}_{\mathbf{C c}}, \mathbf{T a}=-\mathbf{2 0}$ to $+\mathbf{7 5}{ }^{\circ} \mathrm{C}$, if not specified.)

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Oscillation Frequency | $\mathrm{f}_{\text {osc }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  | 0.4 | 2 | 2.25 | MHz |  |
| Instruction Cycle Time | $\mathrm{t}_{\text {cyc }}$ |  |  | 3.55 | 4 | 20 | $\mu \mathrm{s}$ |  |
| Oscillator Stabilization Time | $t_{\text {RC }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  | - | - | 60 | ms | 1 |
| External Clock "High" Level Width | ${ }^{\text {t }}$ CPH | OSC ${ }_{1}$ |  | 205 | - | - | ns | 2 |
| External Clock "Low" Level Width | ${ }^{\text {t }}$ CPL | $\mathrm{OSC}_{1}$ |  | 205 | - | - | ns | 2 |
| External Clock Rise Time | ${ }^{\text {t }}$ CPr | $\mathrm{OSC}_{1}$ |  | - | - | 20 | ns | 2 |
| External Clock Fall Time | ${ }^{\text {t }}$ CPf | $\mathrm{OSC}_{1}$ |  | - | - | 20 | ns | 2 |
| $\overline{\text { INT0 }}$ "High" Level Width | ${ }^{\text {tioh }}$ | $\overline{\text { INT0 }}$ |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 3 |
| $\overline{\text { INT0 }}$ "Low" Level Width | $\mathrm{t}_{10 \mathrm{~L}}$ | $\overline{\text { INTo }}$ |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 3 |
| $\overline{\text { INT }}{ }^{\text {" }}$ High" Level Width | $\mathrm{t}_{11 \mathrm{H}}$ | $\overline{\mathrm{NT}}{ }_{1}$ |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 3 |
| $\overline{\text { INT }{ }_{1}^{\prime}}$ 'Low" Level Width | $\mathrm{t}_{11 \mathrm{~L}}$ | $\overline{\text { INT }}{ }_{1}$ |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 3 |
| RESET "High" Level Width | $\mathrm{t}_{\text {RSTH }}$ | RESET |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 4 |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ | all pins | $\begin{aligned} & f=1 \mathrm{MHz} \\ & V_{\text {in }}=0 \mathrm{~V} \end{aligned}$ | - | - | 15 | pF |  |
| RESET Fall Time | $\mathrm{t}_{\text {RSTf }}$ |  |  | - | - | 15 | ms | 4 |

(Note 1) Oscillator stabilization time is the time until the oscillator stabilizes after VCC reaches 2.7 V at "Power-on", or after RESET input level goes "High" by resetting to quit the stop mode by MCU reset. At power ON or recovering from stop mode, apply RESET input more than tRC to obtain the necessary time for oscillator stabilization. The circuits used to measure the value are described below. When using crystal or ceramic filter oscillator, please ask a crystal oscillator maker's or ceramic filter maker's advice because oscillator stabilization time depends on the circuit constant and stray capacity.

> Crystal oscillator

Ceramic filter oscillator


Crystal: 2.097152MHz DS-MGQ308 (Seiko Denshi)
Ceramic filter: CSA2.000MK (Murata)
$R f=2 \mathrm{M} \Omega \pm 2 \%, \mathrm{Rd}=2.2 \mathrm{k} \Omega \pm 2 \%$
$R f=1 \mathrm{M} \Omega \pm 2 \%, \quad \mathrm{C}_{1}=\mathrm{C}_{2}=30 \mathrm{pF} \pm 20 \%$
$\mathrm{C}_{1}=10 \mathrm{pF} \pm 20 \%$
$C_{2}=10 \mathrm{pF} \pm 20 \%$

(Note 4)

(Note 3)


- SERIAL interface timing characteristics
$\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\right.$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{Ta}_{\mathrm{a}}=-20$ to $+75^{\circ} \mathrm{C}$, if not specified.)
- At Transfer Clock Output

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Transfer Clock Cycle Time | $\mathrm{t}_{\text {Scye }}$ | $\overline{\text { SCK }}$ | (Note 2) | 1 | - | - | $\mathrm{t}_{\text {cyc }}$ | 1,2 |
| Transfer Clock "High" Level Width | ${ }_{\text {tsckh }}$ | SCK | (Note 2) | 0.5 | - | - | ${ }^{\text {tscyc }}$ | 1,2 |
| Transfer Clock "Low" Level Width | ${ }^{\text {tscki }}$ | SCK | (Note 2) | 0.5 | - | - | ${ }^{\text {tscyc }}$ | 1,2 |
| Transfer Clock Rise Time | $t_{\text {sckr }}$ | SCK | (Note 2) | - | - | 300 | ns | 1,2 |
| Transfer Clock Fall Time | $\mathrm{t}_{\text {sck }}$ f | SCK | (Note 2) | - | - | 300 | ns | 1,2 |
| Serial Output Data Delay Time | toso | SO | (Note 2) | - | - | 600 | ns | 1,2 |
| Serial Input Data Set-up Time | $\mathrm{t}_{\mathrm{ss} 1}$ | SI |  | 1000 | - | - | ns | 1 |
| Serial Input Data Hold Time | $\mathrm{t}_{\mathrm{HSI}}$ | SI |  | 500 | - | - | ns | 1 |

- At Transfer Clock Input

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Transfer Clock Cycle Time | ${ }^{\text {t }}$ Scyc | SCK |  | 1 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 1 |
| Transfer Clock "High" Level Width | ${ }^{\text {tsCKH }}$ | $\overline{\text { SCK }}$ |  | 0.5 | - | - | ${ }^{\text {t }}$ Scyc | 1 |
| Transfer Clock "Low" Level Width | ${ }^{\text {tsCKL }}$ | SCK |  | 0.5 | - | - | ${ }^{\text {tscyc }}$ | 1 |
| Transfer Clock Rise Time | ${ }^{\text {tsckr }}$ | $\overline{\text { SCK }}$ |  | - | - | 300 | ns | 1 |
| Transfer Clock Fall Time | $\mathrm{t}_{\text {SCK }}$ f | $\overline{\text { SCK }}$ |  | - | - | 300 | ns | 1 |
| Serial Output Data Delay Time | toso | SO | (Note 2) | - | - | 600 | ns | 1,2 |
| Serial Input Data Set-up Time | ${ }_{\text {tssI }}$ | SI |  | 1000 | - | - | ns | 1 |
| Serial Input Data Hold Time | $\mathrm{t}_{\mathrm{HSI}}$ | SI |  | 500 | - | - | ns | 1 |

(Note 1) Timing Diagram of Serial Interface


* $V_{\mathrm{CC}}-0.5 \mathrm{~V}$ and 0.4 V are the threshold voltage for transfer clock output. $0.85 \mathrm{~V}_{\mathrm{CC}}$ and $0.15 \mathrm{~V}_{\mathrm{CC}}$ are the threshold voltage for transfer clock input.
(Note 2) Timing Load Circuit

- CHARACTERISTICS CURVE (REFERENCE DATA)


Icc vs. V Cc Characteristics (Crystal, Ceramic Filter Oscillator)

$-I_{p}$ (Pull-up MOS Current) vs.
$V_{\text {CC }}$ Characteristics


IOL min. vs. VoL Characteristics (Standard Pin)


ISBY vs. $\mathrm{V}_{\mathrm{CC}}$ Characteristics (Crystal, Ceramic Filter Oscillator)

$I_{d}$ (Pull-down MOS Current) vs. ( $\mathrm{V}_{\mathrm{cc}}-\mathrm{V}_{\text {disp }}$ ) Characteristics

$-\mathrm{l}_{\mathrm{OH}} \min$. vs. $\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OH}}\right)$ Characteristics (Standard Pin "CMOS")

$-\mathrm{I}_{\mathrm{OH}}$ min. vs. $\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OH}}\right)$ Characteristics ( $\mathrm{D}_{4} \sim \mathrm{D}_{15}$ Pins)

$-\mathrm{I}_{\mathrm{OH}}$ min. vs. $\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OH}}\right)$ Characteristics (RO~R2 Pins)

- HMCS404AC ELECTRICAL CHARACTERISTICS
- DC CHARACTERISTICS ( $\mathbf{V}_{\mathbf{c c}}=\mathbf{4 . 5 V}$ to $\mathbf{6 V}, \mathrm{GND}=\mathbf{0 V}, \mathrm{V}_{\text {disp }}=\mathrm{V}_{\mathbf{c c}}-\mathbf{4 0 V}$ to $\mathrm{V}_{\mathbf{c c}}, \mathbf{T a}=\mathbf{- 2 0}$ to $\mathbf{+ 7 5}{ }^{\circ} \mathbf{C}$, if not specified.)

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Input "High" <br> Voltage | $\mathrm{V}_{\mathrm{IH}}$ | RESET, $\overline{\text { SCK, }}$ $\overline{\mathrm{NT}}_{0}, \overline{\mathrm{INT}}_{1}$ |  | $0.7 \mathrm{~V}_{\mathrm{cc}}$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
|  |  | SI |  | $0.7 \mathrm{~V}_{\text {cc }}$ | - | $\mathrm{V}_{\mathrm{Cc}}+0.3$ | V |  |
|  |  | $\mathrm{OSC}_{1}$ |  | $\mathrm{V}_{\text {cc }-0.5}$ | - | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
| Input "Low" <br> Voltage | $\mathrm{V}_{\text {IL }}$ | RESET, $\overline{\text { SCK }}$, $\overline{\text { NTO }_{0}}, \overline{\mathbf{I N T}_{1}}$ |  | -0.3 | - | $0.22 V_{\text {cc }}$ | V |  |
|  |  | SI |  | -0.3 | - | $0.22 \mathrm{~V}_{\mathrm{cc}}$ | V |  |
|  |  | $\mathrm{OSC}_{1}$ |  | -0.3 | - | 0.5 | V |  |
| Output "High" Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\overline{\text { SCK, }}$, SO | $-\mathrm{l}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ | $\mathrm{V}_{\text {cc- }} 1.0$ | - | - | V |  |
|  |  |  | $-\mathrm{I}_{\mathrm{OH}}=0.01 \mathrm{~mA}$ | $\mathrm{V}_{\text {cc-0 }} 0.3$ | - | - | V |  |
| $\begin{aligned} & \text { Output "Low" } \\ & \text { Voltage } \\ & \hline \end{aligned}$ | $\mathrm{V}_{\text {OL }}$ | $\overline{\text { SCK, SO }}$ | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ | - | - | 0.4 | V |  |
| Input/Output Leakage Current | \|ILI | RESET, SCK, INTo, ${ }^{\text {INT }}$ SI, SO, OSC ${ }_{1}$ | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | - | - | 1 | $\mu \mathrm{A}$ | 1 |
| Current Dissipation in Active Mode | ${ }^{\text {Icc }}$ | $\mathrm{V}_{\text {cc }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{osc}}=6 \mathrm{MHz} \end{aligned}$ | - | - | 3.0 | mA | 2,6 |
| Current <br> Dissipation in Standby Mode | $\mathrm{I}_{\text {SBY1 }}$ | $\mathrm{V}_{\text {cc }}$ | Maximum Logic Operation $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \\ & \mathrm{f}_{\text {osc }}=6 \mathrm{MHz} \end{aligned}$ | - | - | 1.8 | mA | 3,6 |
|  | $\mathrm{I}_{\text {SBY2 }}$ | $\mathrm{V}_{\mathrm{cc}}$ | Minimum Logic Operation $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{osc}}=6 \mathrm{MHz} \end{aligned}$ | - | - | 1.35 | mA | 4,6 |
| Current <br> Dissipation in <br> Stop Mode | $I_{\text {stop }}$ | $\mathrm{V}_{\mathrm{cc}}$ | $\begin{aligned} & \mathrm{V}_{\text {in }}(\overline{\mathrm{TEST}})=\mathrm{V}_{\mathrm{cc}}-0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{cc}} \\ & \mathrm{~V}_{\text {in }}(\text { RESET })=0 \mathrm{~V} \text { to } 0.3 \mathrm{~V} \end{aligned}$ | - | - | 10 | $\mu \mathrm{A}$ | 5 |
| Stop Mode Retain Voltage | $\mathrm{V}_{\text {stop }}$ | $\mathrm{V}_{\text {cc }}$ |  | 2 | - | - | V |  |

(Note 1) Pull-up MOS current and output buffer current are excluded.
(Note 2) The MCU is in the reset state. The input/output current does not flow. Test Conditions: MCU state; - Reset state in Operation Mode

Pin state; - RESET, TEST $\ldots V_{\text {cc }}$ voltage

- $D_{0} \sim D_{3}, R 3 \sim R 9 \cdots V_{C C}$ voltage
- $D_{4} \sim D_{15}, R O \sim R 2, R_{A 0}, R_{A 1} \cdots V_{\text {disp }}$ voltage
(Note 3) The timer/counter operate with the fastest clock and input/output current does not flow.
Test Conditions: MCU state; • Standby Mode
- Input/Output; Reset state
- TIMER-A; $\div 2$ prescaler divide ratio
- TIMER-B; $\div 2$ prescaler divide ratio
- SERIAL Interface : Stop

Pin state; - RESET ... GND voltage

- TEST...$V^{\circ} \propto$ voltage
- $D_{0} \sim D_{3}, R 3 \sim R 9 \cdots V_{c c}$ voltage
- $D_{4} \sim D_{15}, R 0 \sim R 2, R_{A 0}, R_{A 1} \cdots V_{\text {disp }}$ voltage
(Note 4) The timer/counter operate with the slowest clock and input/output current does not flow.
Test Conditions: MCU state; - Standby Mode
- Input/Output; Reset state
- TIMER-A; $\div 2048$ prescaler divide ratio
- TIMER-B; $\div 2048$ prescaler divide ratio
- SERIAL Interface ; Stop

Pin state: RESET... GND voltage

- TEST ... $V_{C C}$ voltage
- $D_{0} \sim D_{3}, R 3 \sim R 9 \ldots V_{C C}$ voltage
$-D_{4} \sim D_{15}, R 0 \sim R 2, R_{A 0}, R_{A 1} \cdots V_{\text {disp }}$ voltage
(Note 5) Pull-down MOS current is excluded.
(Note 6) When $\mathrm{f}_{\mathrm{osc}}=x[\mathrm{MHz}]$, the Current Dissipation in Operation mode and Standby mode are estimated as follows:

$$
\text { max. value }\left(f_{\mathrm{osc}}=x[\mathrm{MHz}]\right)=\frac{x}{6} \times \max . \text { value }\left(\mathrm{f}_{\mathrm{osc}}=6[\mathrm{MHz}]\right)
$$

- INPUT/OUTPUT CHARACTERISTICS FOR STANDARD PIN
$\left(\mathrm{V}_{\mathbf{c c}}=4.5 \mathrm{~V}\right.$ to $\mathbf{6 V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathbf{c c}}-\mathbf{4 0 V}$ to $\mathrm{V}_{\mathbf{c c}}, \mathbf{T a}=-\mathbf{2 0}$ to $+\mathbf{7 5}{ }^{\circ} \mathrm{C}$, if not specified.)

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Input "High" <br> Voltage | $\mathrm{V}_{\text {IH }}$ | $\begin{aligned} & \mathrm{D}_{0} \sim \mathrm{D}_{3}, \\ & \text { R3 } \sim \text { R5, R9 } \end{aligned}$ |  | $0.7 \mathrm{~V}_{\mathrm{cc}}$ | - | $V_{\text {cc }}+0.3$ | V |  |
| Input "Low" <br> Voltage | $V_{\text {IL }}$ | $\begin{aligned} & \hline \mathrm{D}_{0} \sim \mathrm{D}_{3}, \\ & \text { R3 } \sim \text { R5, R9 } \end{aligned}$ |  | -0.3 | - | $0.22 V_{c c}$ | V |  |
| Output "High" Voltage | V OH | $\begin{aligned} & \mathrm{Do}_{0} \sim \mathrm{D}_{3}, \\ & \mathrm{R} 3 \sim \mathrm{R} 8 \end{aligned}$ | $-_{\text {OH }}=1.0 \mathrm{~mA}$ | $V_{c c}-1.0$ | - | - | V | 1 |
|  |  | $\begin{aligned} & D_{0} \sim D_{3}, \\ & R 3 \sim R 8 \end{aligned}$ | $-\mathrm{I}_{\mathrm{OH}}=0.01 \mathrm{~mA}$ | $V_{c c}-0.3$ | - | - | V | 1 |
| Output "Low" Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & D_{0} \sim D_{3} \\ & R 3 \sim R 8 \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ | - | - | 0.4 | V |  |
| Input/Output Leakage Current | $\\|_{\text {IL }} \mathrm{l}$ | $\begin{aligned} & D_{0} \sim D_{3}, \\ & \text { R3 } \sim \text { R9 } \end{aligned}$ | $V_{\text {in }}=O V$ to $V_{C C}$ | - | - | 1 | $\mu \mathrm{A}$ | 2 |
| Pull-Up MOS Current | $-I_{p}$ | $\begin{aligned} & D_{0} \sim D_{3}, \\ & R 3 \sim R 9 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{in}}=0 \mathrm{~V} \end{aligned}$ | 30 | 60 | 120 | $\mu \mathrm{A}$ | 3 |

(Note 1) Applied to I/O pins with "CMOS" Output selected by mask option.
(Note 2) Pull-up MOS current and output buffer current are excluded.
(Note 3) Applied to $1 / O$ pins "with Pull-up MOS" selected by mask option.

- INPUT/OUTPUT CHARACTERISTICS FOR HIGH VOLTAGE PIN
$\left(\mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}\right.$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}, \mathrm{Ta}=-20$ to $+75^{\circ} \mathrm{C}$, if not specified.)

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| $\begin{aligned} & \text { Input "High" } \\ & \text { Voltage } \\ & \hline \end{aligned}$ | $\mathrm{V}_{1+}$ | $\begin{aligned} & \mathrm{D}_{4} \sim \mathrm{D}_{15}, \mathrm{R}_{1} \\ & \mathrm{R2}, \mathrm{R}_{\mathrm{AO}}, \mathrm{R}_{\mathrm{A} 1} \end{aligned}$ |  | $0.7 \mathrm{~V}_{\mathrm{cc}}$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
| Input "Low" Voltage | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & \mathrm{D}_{4} \sim \mathrm{D}_{15}, \mathrm{R} 1 \\ & \mathrm{R} 2, \mathrm{R}_{\mathrm{AO}}, R_{\mathrm{A} 1} \end{aligned}$ |  | $\mathrm{V}_{\mathrm{cc}}-40$ | - | 0.22 V cc | V |  |
| Output "High" Voltage | $\mathrm{V}_{\text {OH }}$ | $\mathrm{D}_{4} \sim \mathrm{D}_{15}$ | $-\mathrm{IOH}^{\text {a }}=15 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ | $\mathrm{V}_{\mathrm{cc}}-3.0$ | - | - | V |  |
|  |  |  | $-\mathrm{IOH}^{\text {a }}=9 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{cc}}-2.0$ | - | - | V |  |
|  |  | $\mathrm{RO} \sim \mathrm{R} 2$ | $-\mathrm{IOH}^{\text {a }}=3 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ | $\mathrm{V}_{\mathrm{cc}}-3.0$ | - | - | V |  |
|  |  |  | $-\mathrm{IOH}^{\text {}}=1.8 \mathrm{~mA}$ | $\mathrm{V}_{\text {cc }}-2.0$ | - | - | V |  |
| Output "Low" <br> Voltage | $V_{\text {OL }}$ | $\begin{aligned} & \mathrm{D}_{4} \sim \mathrm{D}_{15} \\ & \mathrm{RO} \sim \mathrm{R}_{2} \end{aligned}$ | $\mathrm{V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ | - | - | $\mathrm{V}_{\mathrm{cc}}-37$ | V | 1 |
|  |  | $\begin{aligned} & D_{4} \sim D_{15} \\ & R 0 \sim R 2 \end{aligned}$ | $150 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ | - | - | $\mathrm{V}_{\mathrm{cc}-37}$ | V | 2 |
| Input/Output Leakage Current | IILI | $\begin{aligned} & D_{4} \sim D_{15} \\ & R O \sim R 2 \end{aligned}$ $\mathrm{R}_{A 0}, \mathrm{R}_{\mathrm{A} 1}$ | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | - | - | 20 | $\mu \mathrm{A}$ | 3 |
| Pull Down MOS Current | $l_{\text {d }}$ | $\begin{aligned} & \mathrm{D}_{4} \sim \mathrm{D}_{15} \\ & \mathrm{RO}^{\sim} \sim \mathrm{R}_{2} \\ & \mathrm{R}_{\mathrm{AO}}, \mathrm{R}_{\mathrm{A} 1} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-35 \mathrm{~V} \\ & \mathrm{~V}_{\text {in }}=\mathrm{V}_{\mathrm{cc}} \end{aligned}$ | 125 | 250 | 500 | $\mu \mathrm{A}$ | 4 |

(Note 1) Applied to I/O pins "with Pull-down MOS" selected by mask option.
(Note 2) Applied to 1/O pins "without Pull-down MOS (PMOS Open Drain)" selected by mask option.
(Note 3) Pull-down MOS current and output buffer current are excluded.
(Note 4) Applied to 1/O pins "with Pull-down MOS" selected by mask option.


| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Oscillation Frequency | $\mathrm{f}_{\text {osc }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  | 0.4 | 6 | 6.2 | MHz |  |
| Instruction Cycle Time | $\mathrm{t}_{\text {cye }}$ |  |  | 1.29 | 1,33 | 20 | $\mu \mathrm{s}$ |  |
| Oscillator Stabilization Time | $\mathrm{t}_{\mathrm{RC}}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  | - | - | 20 | ms | 1 |
| External Clock "High" Level Width | ${ }^{\text {t }}$ CPH | OSC ${ }_{1}$ |  | 70 | - | - | ns | 2 |
| External Clock "Low" Level Width | ${ }^{\text {t CPL }}$ | $\mathrm{OSC}_{1}$ |  | 70 | - | - | ns | 2 |
| External Clock Rise Time | ${ }^{\text {t }} \mathrm{CPr}$ | $\mathrm{OSC}_{1}$ |  | - | - | 20 | ns | 2 |
| External Clock Fall Time | ${ }^{\text {t }}$ CPf | $\mathrm{OSC}_{1}$ |  | - | - | 20 | ns | 2 |
| $\overline{\text { INT0 }}$ "High" Level Width | $\mathrm{t}_{1 \mathrm{OH}}$ | $\overline{\text { INTo }}$ |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 3 |
| $\overline{\text { INT0 "Low" Level Width }}$ | $\mathrm{t}_{10 \mathrm{~L}}$ | INTo |  | 2 | - | - | ${ }^{\text {ctyc }}$ | 3 |
| INT1 "High" Level Width | $\mathrm{t}_{11 \mathrm{H}}$ | $\overline{\mathrm{NT}} \mathrm{I}_{1}$ |  | 2 | - | - | ${ }^{\text {ctyc }}$ | 3 |
| INT ${ }^{\prime}$ "Low" Level Width | $t_{11}$ | $\overline{\mathrm{NT} T_{1}}$ |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 3 |
| RESET "High" Level Width | $\mathrm{t}_{\text {RSTH }}$ | RESET |  | 2 | - | - | $\mathrm{t}_{\text {cyc }}$ | 4 |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ | all pins | $\begin{aligned} & f=1 \mathrm{MHz} \\ & V_{\text {in }}=0 \mathrm{~V} \end{aligned}$ | - | - | 15 | pF |  |
| RESET Fall Time | $\mathrm{t}_{\text {RSTf }}$ |  |  | - | - | 20 | ms | 4 |

(Note 1) Oscillator stabilization time is the time until the oscillator stabilizes after $\mathrm{V}_{\mathrm{CC}}$ reaches 4.5 V at "Power-on", or after RESET input level goes "High" by resetting to quit the stop mode by MCU reset. At power ON or recovering from stop mode, apply RESET input more than $t_{R C}$ to obtain the necessary time for oscillator stabilization. The circuits used to measure the value are described below. When using crystal or ceramic filter oscillator, please ask a crystal oscillator maker's or ceramic filter maker's advice because oscillator stabilization time depends on the circuit constant and stray capacity.


(Note 3)

(Note 4)
RESET

- SERIAL INTERFACE TIMING CHARACTERISTICS
$\left(\mathrm{V}_{\mathbf{c c}}=4.5 \mathrm{~V}\right.$ to $\mathbf{6 V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathbf{c c}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}, \mathrm{Ta}^{2}=-20$ to $+75^{\circ} \mathrm{C}$, if not specified.)
At Transfer Clock Output

| Item | Symbol | Pin Name | Test <br> Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Transfer Clock Cycle Time | ${ }_{\text {tseyc }}$ | $\overline{\text { SCK }}$ | (Note 2) | 1 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 1,2 |
| Transfer Clock "High" Level Width | $\mathrm{tsckH}^{\text {S }}$ | SCK | (Note 2) | 0.5 | - | - | ${ }^{\text {tsayc }}$ | 1,2 |
| Transfer Clock "Low" Level Width | ${ }^{\text {tsckL }}$ | SCK | (Note 2) | 0.5 | - | - | ${ }^{\text {t }}$ scyc | 1,2 |
| Transfer Clock Rise Time | $\mathrm{t}_{\text {SCKr }}$ | SCK | (Note 2) | - | - | 100 | ns | 1,2 |
| Transfer Clock Fall Time | $\mathrm{t}_{\text {sckf }}$ | SCK | (Note 2) | - | - | 100 | ns | 1,2 |
| Serial Output Data Delay Time | $t_{\text {dso }}$ | SO | (Note 2) | - | - | 250 | ns | 1,2 |
| Serial Input Data Set-up Time | ${ }^{\text {tssi }}$ | SI |  | 300 | - | - | ns | 1 |
| Serial Input Data Hold Time | $\mathrm{t}_{\mathrm{HSI}}$ | SI |  | 150 | - | - | ns | 1 |

- At Transfer Clock Input

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Transfer Clock Cycle Time | $\mathrm{t}_{\text {scyc }}$ | $\overline{\text { SCK }}$ |  | 1 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 1 |
| Transfer Clock "High" Level Width | $\mathrm{t}_{\text {SCKH }}$ | SCK |  | 0.5 | - | - | ${ }^{\text {tscyc }}$ | 1 |
| Transfer Clock "Low" Level Width | $t_{\text {sckl }}$ | $\overline{\text { SCK }}$ |  | 0.5 | - | - | ${ }^{\text {t }}$ scyc | 1 |
| Transfer Clock Rise Time | $\mathrm{t}_{\text {sckr }}$ | $\overline{\text { SCK }}$ |  | - | - | 100 | ns | 1 |
| Transfer Clock Fall Time | $\mathrm{t}_{\text {sckf }}$ | SCK |  | - | - | 100 | ns | 1 |
| Serial Output Data Delay Time | $t_{\text {dso }}$ | SO | (Note 2) | - | - | 250 | ns | 1, 2 |
| Serial Input Data Set-up Time | ${ }_{\text {tss }}$ | SI |  | 300 | - | - | ns | 1 |
| Serial Input Data Hold Time | $\mathrm{t}_{\mathrm{HSI}}$ | SI |  | 150 | - | - | ns | 1 |

(Note 1) Timing Diagram of Serial Interface


* $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$ and 0.8 V are the threshold voltage for transfer clock output. $0.7 \mathrm{~V}_{\mathrm{CC}}$ and $0.22 \mathrm{~V}_{\mathrm{CC}}$ are the threshold voltage for transfer clock input.
(Note 2) Timing Load Circuit



## - CHARACTERISTICS CURVE (REFERENCE DATA)



Icc vs. Vcc Characteristics
(Crystal, Ceramic Filter Oscillator)

$-I_{p}$ (Pull-up MOS Current) vs.
$V_{\text {CC }}$ Characteristics

$\mathrm{I}_{\mathrm{OL}}$ min. vs. $\mathrm{V}_{\mathrm{OL}}$ Characteristics
(Standard Pin)

$I_{\text {SBY }}$ vs. $V_{\text {CC }}$ Characteristics (Crystal, Ceramic Filter Oscillator)

$I_{d}$ (Pull-down MOS Current) vs. ( $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\text {disp }}$ ) Characteristics

$-\mathrm{I}_{\mathrm{OH}} \min$ vs. $\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OH}}\right)$ Characteristics (Standard Pin "CMOS")


- DESCRIPTION OF PIN FUNCTIONS

Input and output signals of MCU are described below.

- GND, $\mathbf{V}_{\mathbf{C c}}, \mathbf{V}_{\text {disp }}$

These are Power Supply Pins. Connect GND pin to Earth $(0 \mathrm{~V})$ and apply $\mathrm{V}_{\mathrm{CC}}$ power supply voltage to $\mathrm{V}_{\mathrm{CC}}$ pin. $\mathrm{V}_{\text {disp }}$ is an power supply for high voltage Input/Output pins with maximum voltage of $\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$. $\mathrm{V}_{\text {disp }}$ pin can be also used as $\mathrm{R}_{\mathrm{A} 1}$ pin by mask option. For details, see "INPUT/OUTPUT".

- TEST

TEST pin is not for user's application. $\overline{\text { TEST }}$ must be connected to $\mathrm{V}_{\mathrm{CC}}$.

## - RESET

RESET pin is used to reset MCU. For details, see "RESET".

- OSC $_{1}$, OSC $_{2}$

These are Input pins to the internal oscillator circuit. They can be connected to crystal resonator, ceramic filter resonator, $\mathrm{R}_{\mathrm{f}}$ oscillator (applicable only to the HMCS404C), or external oscillator circuit. Select the circuit of MCU by mask option corresponding to the oscillator type. For details, see "INTERNAL OSCILLATOR CIRCUIT."

## - D-port ( $D_{0}$ to $D_{15}$ )

D-port is a 1-bit Input/Output common port. $D_{0}$ to $D_{3}$ are standard type, $D_{4}$ to $D_{15}$ are for high voltage. Each pin has the mask option to select its circuit type. For details, See "INPUT/ OUTPUT".

## - R-port (R0 to RA)

R-port is a 4-bit Input/Output port. (only RA is 2 -bit construction.) R0 and R6 to R8 are output ports, R9 to RA are input ports, and R1 to R5 are Input/Output common ports. R0 to R2 and RA are the high voltage ports, R3 to R9 are the standard ports. Each pin has the mask option to select its cir-

cuit type. $\mathrm{R}_{32}, \mathrm{R}_{33}, \mathrm{R}_{40}, \mathrm{R}_{41}$ and $\mathrm{R}_{42}$ are also available as $\overline{\mathrm{INT}_{0}}, \overline{\mathrm{INT}}{ }_{1}, \overline{\mathrm{SCK}}, \mathrm{SI}$ and SO respectively. For details, see "INPUT/OUTPUT".

- $\overline{\mathbf{I N T}_{0}}, \overline{\mathbf{I N T}_{1}}$

These are the input pins to interrupt MCU operation externally. $\overline{\mathrm{INT}} \mathrm{I}_{1}$ can be used as an external event input pin for TIMER-B. $\overline{\mathrm{INT}_{0}}$ and $\overline{\mathrm{INT}} \mathrm{I}_{1}$ are also available as $\mathrm{R}_{32}$, and $\mathrm{R}_{33}$ respectively. For details, See "INTERRUPT".

- $\overline{\text { SCK }}, \mathbf{S I}$, SO

These are Transfer clock I/O pin ( $\overline{\mathrm{SCK}})$, serial data input pin (SI) and serial data output pin (SO) used for serial interface. SCK, SI, and SO are also available as $\mathrm{R}_{40}, \mathrm{R}_{41}$ and $\mathrm{R}_{42}$ respectively. For details, see "SERIAL INTERFACE".

## - ROM MEMORY MAP

MCU includes 4096 words $\times 10$ bits ROM. ROM memory map is illustrated in Fig. 1 and described in the following paragraph.

## - Vector Address Area ..... \$0000 to \$000F

When MCU is reset or an interrupt is serviced, the program is executed from the vector address. Program the JMPL instructions branching to the starting addresses of reset routine or of interrupt routines.

- Zero-Page Subroutine Area ..... \$0000 to \$003F

CAL instruction allows to branch to the subroutines in $\$ 0000$ to $\$ 003 \mathrm{~F}$.

## - Pattern Area ..... $\$ 0000$ to $\$ 0$ FFF

P instruction allows referring to the ROM data in $\$ 0000$ to $\$ 0 F F F$ as a pattern.

- Program Area ...... $\$ 0000$ to $\$ 0$ FFF


Fig. 1 ROM Memory Map

- RAM MEMORY MAP

MCU includes 256 digits $\times 4$ bits RAM as the data area and stack area. In addition to these areas, interrupt control bits
and special registers are also mapped on the RAM memory space. RAM memory map is illustrated in Fig. 2 and described in the following paragraph.


Fig. 2 RAM Memory Map

|  | bit 3 bit 2 |  | bit 1 | bit 0 | \$000 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $\begin{gathered} \text { IMO } \\ \text { (IM of } \overline{\mathrm{INT}} \text { ) } \end{gathered}$ | $\begin{gathered} \text { IFO } \\ \text { (IF of } \overline{\mathrm{INT} T_{0}} \text { ) } \end{gathered}$ | $\begin{gathered} \text { RSP } \\ \text { (Reset SP Bit) } \end{gathered}$ | I/E (Interrupt Enable Flag) |  |
| 1 | IMTA <br> (IM of TIMER-A) | $\begin{gathered} \text { IFTA } \\ \text { (IF of TIMER-A) } \end{gathered}$ | IM 1 <br> (IM of $\overline{\mathrm{NT}_{1}}$ ) | $\begin{gathered} \text { IF1 } \\ \text { (IF of } \overline{\mathrm{INT}} \text { ) } \end{gathered}$ | \$001 |
| 2 | Not Used | Not Used | IMTB <br> (IM of TIMER-B) | IFTB <br> (IF of TIMER-B) | \$002 |
| 3 | Not Used | Not Used | IMS <br> (IM of SERIAL) | $\begin{gathered} \text { IFS } \\ \text { (IF of SERIAL) } \end{gathered}$ | \$003 |

IF : Interrupt Request Flag
I/E : Interrupt Enable Flag
SP : Stack Pointer
(Note) Each bit in Interrupt Control Bits Area is set by SEM/SEMD instruction, is reset by REM/REMD instruction and is tested by TM/TMD instruction. It is not affected by other instructions. Furthermore, Interrupt Request Flag is not affected by SEM/SEMD instruction. The content of Status becomes invarid when "Not Used" bit is tested.

Fig. 3 Configuration of Interrupt Control Bit Area

- Interrupt Control Bit Area \$000 to \$003
This area is used for interrupt controls, and is illustrated in Fig.3. It is accessable only by RAM bit manipulation instruction. However, the interrupt request flag cannot be set by software.


## - Special Register Area ..... \$004 to \$00B

Special Register is a mode or a data register for the external interrupt, the serial interface, and the timer/counter. These registers are classified into 3 types: Write-only, Read-only, and Read/Write as shown in Fig. 2. These registers cannot be accessed by RAM bit manipulation instruction.

- Data Area ..... \$020 to \$0DF

16 digits of $\$ 020$ to $\$ 02 \mathrm{~F}$ are called memory register (MR) and accessable by LAMR and XMRA instructions.

## - Stack Area .... \$3C0 to \$3FF

Stack Area is used for LIFO stacks with the contents of the program counter (PC), status (ST) and carry (CA) when processing subroutine call and interrupt. As 1 level requires 4 digits, this stack area is nested to 16 level-stack max. The data pushed in the stack and LIFO stack state are provided in Fig. 4. The program counter is restored by RTN and RTNI instructions. Status and Carry are restored only by RTNI instruction. The area, not used for stacking, is available as a data area.

| Memory Registers |  |  |
| :---: | :---: | :---: |
|  | MR(0) | \$ 020 |
|  | MR(1) | \$ 021 |
| 34 | MR(2) | \$ 022 |
| 35 | MR(3) | \$ 023 |
| 36 | MR(4) | \$ 024 |
| 37 | MR(5) | \$ 025 |
| 38 | MR(6) | \$ 026 |
| 39 | MR(7) | \$ 027 |
| 40 | MR(8) | \$ 028 |
| 41 | MR(9) | 029 |
| 42 | MR(10) | \$ 02A |
| 43 | MR(11) | 02B |
| 44 | MR(12) | \$ 02C |
| 45 | MR(13) | 2D |
| 46 | MR(14) | \$ 02E |
| 47 | MR(15) | \$ 02F |


| 960 | Stack Area | \$3C0 |
| :---: | :---: | :---: |
|  | Level 16 |  |
|  | Level 15 |  |
|  | Level 14 |  |
|  | Level 13 |  |
|  | Level 12 |  |
|  | Level 11 |  |
|  | Level 10 |  |
|  | Level 9 |  |
|  | Level 8 |  |
|  | Level 7 |  |
|  | Level 6 |  |
|  | Level 5 |  |
|  | Level 4 |  |
|  | Level 3 |  |
|  | Level 2 |  |
| 1023 | Level 1 |  |



[^4]Fig. 4 Configuration of Memory Register, Stack Area and Stack Position

## - REGISTER AND FLAG

The MCU has nine registers and two flags for the CPU operations. They are illustrated in Fig. 5 and described in the following paragraphs.

- Accumulator (A), B Register (B)

Accumulator and B Register are 4-bit registers used to hold the results of Arithmetic Logic Unit (ALU), and to transfer data to/from memories, I/O and other registers.

- W Register (W), X Register (X), Y Register (Y)

W Register is 2-bit, and $X$ and $Y$ Register are 4-bit registers used for indirect addressing of RAM. Y register is also used for D-port addressing.

## - SPX Register (SPX), SPY Register (SPY)

SPX and SPY Register are 4-bit registers used to assist X and Y Register respectively.

- Carry (CA)

Carry (CA) stores the overflow of ALU generated by the arithmetic operation. It is also affected by SEC, REC, ROTL and ROTR instructions.

During interrupt servicing, Carry is pushed onto the stack and restored back from the stack by RTNI instruction. (It's not affected by RTN instruction.)

## - Status (ST)

Status (ST) holds the ALU overflow, ALU non-zero and the results of bit test instruction for the arithmetic or compare instruction. It is used for a branch condition of BR, BRL, CAL or CALL instructions. The value of the Status remains unchanged until the next arithmetic, compare or bit test instruction is executed. Status becomes " 1 " after the BR, BRL, CAL or CALL instruction has been executed (irrespective of its execution/ skip). During the interrupt servicing, Status is pushed onto the


Fig. 5 Register and Flags
stack and restored back from the stack by RTNI instruction. (It's not affected by RTN instruction.)

- Program Counter (PC)

Program Counter is a 14 -bit binary counter for ROM addressing.

- Stack Pointer (SP)

Stack Pointer is used to point the address of the next stacking area up to 16 levels.

The Stack Pointer is initialized to locate \$3FF on the RAM address, and is decremented by 4 as data pushed into the stack, and incremented by 4 as data restored back from the stack.

## - INTERRUPT

The MCU can be interrupted by five different sources: the external signals ( $\overline{\mathrm{INT}_{0}}, \overline{\mathrm{INT}}{ }_{1}$ ), timer/counter (TIMER-A, TIMER-B), and serial interface (SERIAL). In each sources, the Interrupt Request Flag, Interrupt Mask and interrupt vector address will be used to control and maintain the interrupt request. The Interrupt Enable Flag is also used to control the total interrupt operations.

## - Interrupt Control Bit and Interrupt Service

The interrupt control bit is mapped on $\$ 000$ to $\$ 003$ of the RAM address and accessable by RAM bit manipulation instruction. (The Interrupt Request Flag (IF) cannot be set by software.) The Interrupt Enable Flag (I/E) and Interrupt Request Flag (IF) are set to "0", and the Interrupt Mask (IM) is set to " 1 " at the initialization by MCU reset.

Fig. 6 shows the interrupt block diagram. Table 1 shows the interrupt priority and vector addresses, and Table 2 shows the conditions that the interrupt service is executed by any one of the five interrupt sources.

The interrupt request is generated when the Interrupt Re quest Flag is set to " 1 " and the Interrupt Mask is " 0 ". If the Interrupt Enable Flag is "1", then the interrupt will be activated and vector addresses will be generated from the priority PLA corresponding to the five interrupt sources.

Fig. 7 shows the interrupt services sequence, and Fig. 8 shows the interrupt flowchart. If the interrupt is requested, the instruction finishes its execution in the first cycle. The Interrupt Enable Flag is reset in the second cycle. In the second and third cycles, the Carry, Status and Program Counter are pushed onto the stack. In the third cycle, the instruction is executed again after jumping to the vector address.

In each vector address, program JMPL instruction to branch to a starting address of the interrupt routine. The Interrupt Request Flag which caused the interrupt service has to be reset by software in the interrupt routine.


Fig. 6 Interrupt Circuit Block Diagram

Table 1. Vector Addresses and Interrupt Priority

| Reset , Interrupt | Priority | Vector addresses |
| :---: | :---: | :---: |
| RESET | - | $\$ 0000$ |
| $\overline{\text { NTT }_{0}}$ | 1 | $\$ 0002$ |
| $\overline{\text { NT }_{1}}$ | 2 | $\$ 0004$ |
| TIMER-A | 3 | $\$ 0006$ |
| TIMER-B | 4 | $\$ 0008$ |
| SERIAL | 5 | $\$ 000 C$ |

Table 2. Conditions of Interrupt Service

| InterruptInterrupt <br> control bits <br> source <br> INTo | $\overline{\text { INT }_{1}}$ | TIMER-A | TIMER-B | SERIAL |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| I/E | 1 | 1 | 1 | 1 | 1 |
| IFO $\overline{\mathrm{IMO}}$ | 1 | 0 | 0 | 0 | 0 |
| IF1 $\cdot \overline{\mathrm{IM1}}$ | $*$ | 1 | 0 | 0 | 0 |
| IFTA $\cdot \overline{\mathrm{IMTA}}$ | $*$ | $*$ | 1 | 0 | 0 |
| IFTB $\cdot \overline{\mathrm{IMTB}}$ | $*$ | $*$ | $*$ | 1 | 0 |
| IFS $\cdot \overline{\mathrm{IMS}}$ | $*$ | $*$ | $*$ | $*$ | 1 |



- Interrupt Enable Flag (I/E: \$000,0)

The Interrupt Enable Flag controls enable/disable of all interrupt requests as shown in Table 3. The Interrupt Enable Flag is reset by the interrupt servicing and set by RTNI instruction.

Table 3. Interrupt Enable Flag

| Interrupt Enable Flag | Interrupt Enable/Disable |
| :---: | :---: |
| 0 | Disable |
| 1 | Enable |

- External Interrupt ( $\overline{\mathbf{N} T_{0}}, \overline{\mathbf{N N T}_{1}}$ )

To use external interrupt, select $\mathrm{R}_{32} / \overline{\mathrm{INT}_{0}}, \mathrm{R}_{33} / \overline{\mathrm{INT}}{ }_{1}$ port for $\overline{\mathrm{INT}} \mathbf{0}_{0}, \overline{\mathrm{INT}} \mathbf{1}_{1}$ mode by setting the Port Mode Register (PMR: \$004).

The External Interrupt Request Flags (IF0, IF1) are set at the falling edge of $\overline{\mathrm{INT}_{0}}, \overline{\mathrm{INT}}{ }_{1}$ inputs.
$\overline{\mathrm{INT}_{1}}$ input can be used as a clock signal input of TIMER-B. Then, TIMER-B counts up at each falling edge of input. When using $\overline{\mathrm{INT}_{1}}$ as TIMER-B external event, an External Interrupt Mask (IM1) has to be set so that the interrupt request by $\overline{\mathrm{INT}_{1}}$ will not be accepted.

- External Interrupt Request Flag (IF0: \$000,2, IF1: \$001,0)

The External Interrupt Request Flags (IF0, IF1) are set at the falling edges of $\overline{\mathrm{INT}_{0}}, \overline{\mathrm{INT}} \mathbf{1}_{1}$ inputs respectively.

- External Interrupt Mask (IM0: \$000,3, IM1: \$001,1)

The External Interrupt Mask is used to mask the external interrupt requests.

Table 4. External Interrupt Request Flag

| External Interrupt Request Flags | Interrupt Requests |
| :---: | :---: |
| 0 | No |
| 1 | Yes |

Table 5. External Interrupt Mask

| External Interrupt Masks | Interrupt Requests |
| :---: | :---: |
| 0 | Enable |
| 1 | Disable (masks) |

## - Port Mode Register (PMR: \$004)

The Port Mode Register is a 4-bit write-only register which controls the $\mathrm{R}_{32} / \overline{\mathrm{INT}_{0}} \mathrm{pin}, \mathrm{R}_{33} / \overline{\mathrm{INT}_{1}}$ pin, $\mathrm{R}_{41} / \mathrm{SI} \mathrm{pin}$ and $\mathrm{R}_{42}$ /SO pin as shown in Table 6. The Port Mode Register will be initialized to $\$ 0$ by MCU reset, so that all these pins are set to a port mode.

Table 6. Port Mode Register

| PMR | $\mathrm{R}_{33} / \overline{\mathrm{NT}_{1}}$ pin |
| :---: | :---: |
| bit 3 |  |
| 0 | Used as $\mathbf{R}_{33}$ port input/output pin |
| 1 | Used as $\overline{\mathrm{INT}_{1}}$ input pin |
| PMR | $\mathrm{R}_{32} / \overline{\mathrm{NT}} \mathrm{T}_{0}$ pin |
| bit 2 |  |
| 0 | Used as R32 port input/output pin |
| 1 | Used as $\overline{\mathbf{N T}_{0}}$ input pin |
| PMR | $\mathrm{R}_{41} / \mathrm{SI}$ pin |
| bit 1 |  |
| 0 | Used as $\mathbf{R}_{41}$ port input/output pin |
| 1 | Used as SI input pin |
| PMR | $\mathrm{R}_{42} / \mathrm{SO}$ pin |
| bit 0 |  |
| 0 | Used as $\mathrm{R}_{\mathbf{4 2}}$ port input/output pin |
| 1 | Used as SO output pin |



Fig. 8 Interrupt Servicing Flowchart

## - SERIAL INTERFACE

The serial interface is used to transmit/receive 8 -bit data serially. This consists of the Serial Data Register, the Serial Mode Register, the Octal Counter and the multiplexer, as illustrated in Fig. 9. Pin $\mathrm{R}_{40} / \overline{\mathrm{SCK}}$ and the transfer clock signal are controlled by the Serial Mode Register. Contents of the Serial Data Register can be written into or read out by the software. The data in the Serial Data Register can be shifted synchronous-
ly with the transfer clock signal.
The serial interface operation is initiated with STS instruction. The Octal Counter is reset to $\$ 0$ by STS instruction. It starts to count at the falling edge of the transfer clock ( $\overline{\mathrm{SCK}}$ ) signal and increments by one at the rising edge of the SCK. When the Octal Counter is reset to $\$ 0$ after eight transfer clock signais, or discontinued transmit/receive operation by resetting the Octal Counter, the SERIAL Interrupt Request Flag will be set.


Fig. 9 Serial Interface Block Diagram

## - Serial Mode Register (SMR: \$005)

The Serial Mode Register is a 4-bit write-only register. This register controls the $\mathrm{R}_{40} / \overline{\mathrm{SCK}}$ and the prescaler divide ratio as the transfer clock source as shown in Table 7.

The Write Signal to the Serial Mode Register controls the operating state of serial interface.

The Write Signal to the Serial Mode Register stops the transfer clock applied to the Serial Data Register and the Octal Counter. And it also reset the Octal Counter to $\$ 0$ simultaneously.

When the Serial Interface is in the "Transfer State", the Write Signal to the Serial Mode Register causes to quit the data transfer and to set the SERIAL Interrupt Request Flag.

Contents of the Serial Mode Register will be changed on the second instruction cycle after writing into the Serial Mode Register. Therefore, it will be necessary to execute the STS instruction after the data in the Serial Mode Register has been changed completely. The Serial Mode Register will be reset to $\$ 0$ by MCU reset.

## - Serial Data Register (SRL: \$006, SRU: \$007)

The Serial Data Register is an 8 -bit read/write register. It consists of a low-order digit (SRL:\$006) and a high-order digit (SRU: \$007).

The data in the Serial Data Register will be output from the LSB side at SO pin synchronously with the falling edge of the transfer clock signal. At the same time, external data will be input from the LSB side at SI pin to the Serial Data Register synchronously with the rising edge of the transfer clock. Fig. 10 shows the I/O timing chart for the transfer clock signal and the data.

The writing into/reading from the Serial Data Register during its shifting causes the validity of the data.

Therefore complete data transmit/receive before writing into/reading from the serial data register.

Table 7. Serial Mode Register

| SMR | $\mathrm{R}_{40} / \overline{\mathrm{SCK}}$ |
| :---: | :---: |
| Bit 3 |  |
| 0 | Used as R40 port input/output pin |
| $\mathbf{1}$ | Used as $\overline{\text { SCK }}$ input/output pin |


| SMR |  |  | Transfer Clock |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 2 | Bit 1 | Bit 0 | R40/行 | Clock Source | Prescaler Divide Ratio | System Clock Divide Ratio |
| 0 | 0 | 0 | $\begin{aligned} & \overline{\text { SCK }} \\ & \text { Output } \end{aligned}$ | Prescaler | $\div 2048$ | $\div 4096$ |
| 0 | 0 | 1 | SCK Output | Prescaler | $\div 512$ | $\div 1024$ |
| 0 | 1 | 0 | $\overline{\text { S̄CK }}$ Output | Prescaler | $\div 128$ | $\div 256$ |
| 0 | 1 | 1 | $\begin{aligned} & \hline \overline{\text { SCK }} \\ & \text { Output } \end{aligned}$ | Prescaler | $\div 32$ | $\div 64$ |
| 1 | 0 | 0 | SCK Output | Prescaler | $\div 8$ | $\div 16$ |
| 1 | 0 | 1 | $\overline{\text { SCK }}$ Output | Prescaler | $\div 2$ | $\div 4$ |
| 1 | 1 | 0 | SCK Output | System Clock | - | $\div 1$ |
| 1 | 1 | 1 | SCK Input | External Clock | - | - |



Fig. 10 Serial Interface I/O Timing Chart

- SERIAL Interrupt Request Flag (IFS: \$003, 0)

The SERIAL Interrupt Request Flag will be set after the eight transfer clock signals or transmit/receive discontinued operation by resetting the Octal Counter.

- SERIAL Interrupt Mask (IMS: \$003, 1)

The SERIAL Interrupt Mask masks the interrupt request.
Table 8. SERIAL Interrupt Request Flag

| SERIAL Interrupt Request Flag | Interrupt Request |
| :---: | :---: |
| 0 | No |
| 1 | Yes |

Table 9. SERIAL Interrupt Mask

| SERIAL Interrupt Mask | Interrupt Request |
| :---: | :---: |
| 0 | Enable |
| 1 | Disable (mask) |

- Selection of the Operation Mode

Table 10 shows the operation mode of the serial interface. Select a combination of the value in the Port Mode Register and the Serial Mode Register according to Table 10.

Initialize the serial interface by the Write Signal to the Serial Mode Register, when the Operation Mode is changed.

## - Operating State of Serial Interface

The serial interface has 3 operating states as shown in Fig. 11.
The serial interface gets into "STS waiting state" by 2 ways: one way is to change the operation mode by changing the data

## HMCS404C/HMCS404CL/HMCS404AC

in the Port Mode Register, the other is to write data into the Serial Mode Register. In this state, the serial interface does not operate although the transfer clock is applied. If STS instruction is executed, the serial interface changes its state to "SCK waiting state".

In the "SCK waiting state", the falling edge of first transfer clock affects the serial interface to get into "transfer state", while the Octal Counter counts-up and the Serial Data Register shifts simultaneously. As an exception, if the clock continuous output mode is selected, the serial interface stays in "SCK waiting state" while the transfer clock outputs continuously.

The Octal Counter becomes " 000 " again by 8 transfer clocks or execution of STS instruction, so that the serial interface gets back into the "SCK waiting state", and SERIAL Interrupt Request Flag is set simultaneously.

When the internal transfer clock is selected, the transfer clock output are triggered by the execution of STS instruction, and it stops after 8 clocks.

## - Example of Transfer Clock Error Detection

The serial interface functions abnormally when the transfer clock was disturbed by external noises. In this case, the transfer
clock error can be detected in the procedure shown in Fig. 12.
If more than 9 transfer clocks are applied by the external noises in the "SCK waiting state", the state of the serial interface shifts as the following sequence: first "transfer state" (while 1 to 7 transfer clocks), second "SCK waiting state" (at 8th transfer clock) and third "transfer state" again. Then reset the SERIAL Interrupt Request Flag, and make "STS waiting state" by writing to the Serial Mode Register. SERIAL Interrupt Request Flag is set again in this procedure, and it shows that the transfer clock was invalid and that the transmit/receive data were also invalid.

Table 10. Serial Interface Operation Mode

| SMR | PMR |  | Serial Interface Operating Mode |
| :---: | :---: | :---: | :--- |
| Bit 3 | Bit 1 | Bit 0 |  |
| 1 | 0 | 0 | Clock Continuous Output Mode |
| 1 | 0 | 1 | Transmit Mode |
| 1 | 1 | 0 | Receive Mode |
| 1 | 1 | 1 | Transmit/Receive Mode |



Fig. 12 Example of Transfer Clock Error Detection

## - TIMER

The MCU contains a prescaler and two timer/counters (TIMER-A, TIMER-B), Fig. 13 shows the block diagram. The prescaler is an 11-bit binary counter. TIMER-A is an 8-bit free-running timer. TIMER-B is an 8 -bit auto-reload timer/ event counter.

## - Prescaler

The input to the prescaler is a system clock signal. The prescaler is initialized to $\$ 000$ by MCU reset, and the prescaler starts to count up the system clock signal as soon as RESET input goes to logic " 0 ". The prescaler keeps counting up except MCU reset and stop mode. The prescaler provides clock signals to TIMER-A, TIMER-B and serial interface. The prescaler devide ratio of the clock signals are selected according to the content of the mode registers such as - Timer Mode Register A (TMA), Timer Mode Register B (TMB), Serial Mode Register (SMR).


Fig. 13 Timer/Counter Block Diagram

## - TIMER-A Operation

After TIMER-A is initialized to $\$ 00$ by MCU reset, it counts up at every clock input signal. When the next clock signal is applied after TIMER-A is counted up to \$FF, TIMER-A is set to $\$ 00$ again, and generating overflow output. This leads to setting TIMER-A Interrupt Request Flag (IFTA: \$001, 2) to " 1 ". Therefore, this timer can function as an interval timer periodically generating overflow output at every 256th clock signal input.

The clock input signals to TIMER-A are selected by the Timer Mode Register A (TMA: \$008).

## - TIMER-B Operation

Timer Mode Register B (TMB: \$009) is used to select the auto-reload function and the prescaler divide ratio of TIMER-B as the input clock source. When the external event input is, used as an input clock signal to TIMER-B, select the $\mathrm{R}_{33} / \overline{\text { INT }_{1}}$ as $\overline{\mathrm{INT}} 1_{1}$ and set the External Interrupt Mask (IM1) to " 1 " to prevent the external interrupt request from occurring.

TIMER-B is initialized according to the value written into the Timer Load Register by software. TIMER-B counts up at every clock input signal. When the next clock signal is applied to TIMER-B after TIMER-B is set to \$FF, TIMER-B will be initialized again and generate overflow output. In this case if the auto-reload function is selected. TIMER-B is initialized according to the value of the Timer Load Register. Else if the autoreload function is not selected, TIMER-B goes to $\$ 00$. TIMERB Interrupt Request Flag (IFTB: $\$ 002,0$ ) will be set at this overflow output.

## - Timer Mode Register A (TMA: \$008)

The Timer Mode Register $\mathbf{A}$ is a 3-bit write-only register. The TMA controls the prescaler divide ratio of TIMER-A clock input, as shown in Table 11.

The Timer Mode Register $\dot{\AA}$ is initialized to $\$ 0$ by MCU reset.

- Timer Mode Register B (TMB: \$009)

The Timer Mode Register B is a 4-bit write-only register. The Timer Mode Register B controls the selection for the autoreload function of TIMER-B and the prescaler divide ratio, and the source of the clock input signal, as shown in Table 12.

The Timer Mode Register B is initialized to $\$ 0$ by MCU reset.
The operation mode of TIMER-B is changed at the second instruction cycle after writing into the Timer Mode Register B.

Therefore, it is necessary to program the write instruction to TLRU after the content of TMB is changed.

Table 11. Timer Mode Register $A$

| TMA |  |  | Prescaler Divide Ratio |
| :---: | :---: | :---: | :---: |
| Bit 2 | Bit 1 | Bit 0 |  |
| 0 | 0 | 0 | $\div 2048$ |
| 0 | 0 | 1 | $\div 1024$ |
| 0 | 1 | 0 | $\div 512$ |
| 0 | 1 | 1 | $\div 128$ |
| 1 | 0 | 0 | $\div 32$ |
| 1 | 0 | 1 | $\div$ |
| 1 | 1 | 0 | $\div$ |
| 1 | 1 | 1 | $\div$ |

Table 12. Timer Mode Register B

| TMB |  | Auto-reload Function |  |
| :---: | :---: | :---: | :---: |
| Bit 3 |  |  |  |
| 0 |  |  | No |
| 1 |  |  | Yes |
| TMB |  |  | Prescaler Divide Ratio, Clock Input Source |
| Bit 2 | Bit 1 | Bit 0 |  |
| 0 | 0 | 0 | $\div 2048$ |
| 0 | 0 | 1 | $\div 512$ |
| 0 | 1 | 0 | $\div 128$ |
| 0 | 1 | 1 | $\div 32$ |
| 1 | 0 | 0 | $\div 8$ |
| 1 | 0 | 1 | $\div 4$ |
| 1 | 1 | 0 | $\div 2$ |
| 1 | 1 | 1 | $\overline{\overline{1 N T}}$ (External Event Input) |

- TIMER-B (TCBL: \$00A, TCBU : \$00B)
(TLRL: \$00A, TLRU: \$00B)
TIMER-B consists of an 8-bit write-only Timer Load Register, and an 8-bit read-only Timer/Event Counter. Each of them has a low-order digit (TCBL: \$00A, TLRL: \$OOA) and a highorder digit (TCBU: \$00B, TLRU: \$00B).

The Timer/Event Counter can be initialized by writing data into the Timer Load Register. In this case, write the low-order digit first, and then the high-order digit. The Timer/Event Counter is initialized at the time when the high-order digit is written. The Timer Load Register will be initialized to $\$ 00$ by the MCU reset.

The counter value of TIMER-B can be obtained by reading
the Timer/Event Counter. In this case, read the high-order digit first, and then the low-order digit. The count value of low-order digit is latched at the time when the high-order digit is read.

- TIMER-A Interrupt Request Flag (IFTA: \$001, 2)

The TIMER-A Interrupt Request Flag is set by the overflow output of TIMER-A.

- TIMER-A Interrupt Mask (IMTA: \$001, 3)

TIMER-A Interrupt Mask prevents an interrupt request generated by TIMER-A Interrupt Request Flag.

Table 13. TIMER-A Interrupt Request Flag

| TIMER-A Interrupt <br> Request Flag | Interrupt Request |
| :---: | :---: |
| 0 | No |
| 1 | Yes |

Table 14. TIMER-A Interrupt Mask

| TIMER-A Interrupt <br> Mask | Interrupt Request |
| :---: | :---: |
| 0 | Enable |
| 1 | Disable (Mask) |

- TIMER-B Interrupt Request Flag (IFTB: \$002, 0)

The TIMER-B Interrupt Request Flag is set by the overflow output of TIMER-B.

- TIMER-B Interrupt Mask (IMTB: \$002, 1)

TIMER-B Interrupt Mask prevents an interrupt request generated by TIMER-B Interrupt Request Flag.


Fig. 14 Mode Register Configuration and Function

Table 15. TIMER-B Interrupt Request Flag

| TIMER-B Interrupt <br> Request Flag | Interrupt Request |
| :---: | :---: |
| 0 | No |
| 1 | Yes |

Table 16. TIMER-B Interrupt Mask

| TIMER-B Interrupt <br> Mask | Interrupt Request |
| :---: | :---: |
| 0 | Enable |
| 1 | Disable (Mask) |

## - INPUT/OUTPUT

The MCU provides 58 Input/Output pins, and they are consist of 32 standard pins and 26 high voltage pins. Each standard pin may have one of three mask options: (A) "Without pullup MOS (NMOS open drain)", (B) "With pull-up MOS", or (C) "CMOS". And also each high voltage pin may have one of two mask options: (D) "Without pull-down MOS (PMOS
open drain)", or (E) "With pull-down MOS". As pull-down MOS is connected to internal $V_{\text {disp }}$ line, select $\mathbf{R}_{\mathbf{A} 1} / V_{\text {disp }}$ pin as $\mathrm{V}_{\mathrm{disp}}$ with mask option when at least one high voltage pin is selected as "With pull-down MOS" option.

When any Input/Output common pin is used as input pin, it is necessary to select the mask option and output data as shown in Table 18.

- Output Circuit Operation of Standard Pins with "With pull-- up MOS" Option

Fig. 15 shows the circuit used in the standard pins with "with pull-up MOS" option.

By execution of the output instruction, the write pulse will be generated, and be applied to the addressed port. This pulse will turn "ON" the PMOS (B) to make the transient time shorten to obtain "High level", if the output data is changed from " 0 " to " 1 ". In this case, the "write pulse" allows the PMOS (B) to turn "ON" as long as $1 / 8$ instruction cycle. While "write pulse" is " 0 ", pull-up MOS (C) may retain the output in high level.

The HLT signal becomes " 0 " in stop mode, so that MOS (A) (B) (C) turn "OFF".


|  | ON Resistance Value |  |
| :---: | :---: | :---: |
|  | HMCS404C, HMCS404AC | HMCS 404 CL |
| $M_{1}$ | approx. $250 \Omega$ | approx. $1 \mathrm{k} \Omega$ |
| $\mathrm{ivi}_{2}$ | approx. $1 \mathrm{ik} \sqrt{3}$ | approx. $5 \mathrm{k} \Omega$ |
| $\mathrm{M}_{3}$ | $\begin{gathered} \text { approx. } 40 \mathrm{k} \Omega \\ \text { to } 160 \mathrm{k} \Omega\left(\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}\right) \end{gathered}$ | approx. $75 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega\left(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\right)$, approx. $40 \mathrm{k} \Omega$ to $160 \mathrm{k} \Omega\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}\right)$ |




Fig. 15 Output Circuit Operation of Standard Pins with "with Pull-up MOS" Option

Table 17 I/O Pin Circuit Type

(Note) In the stop mode, $\overline{\mathrm{HLT}}$ "signal is " 0 " and $\mathrm{I} / \mathrm{O}$ pins are in high impedance state.

|  |  | Without pull-up MOS (NMOS open drain) or CMOS (A or C) | With pull-up MOS (B) | Applied pins |
| :---: | :---: | :---: | :---: | :---: |
|  | $1 / 0$ <br> common pins |  |  | $\overline{\text { SCK }}$ (Note 2) (Output Mode) |
|  | Output pins |  |  | SO |
|  | Input pins |  |  | $\begin{aligned} & \overline{\overline{I N T} T_{0}}, \\ & \overline{I N T_{1}}, \\ & \text { SI. } \\ & \overline{S C K} \text { (Note 2) } \\ & \text { (Input Mode) } \end{aligned}$ |

(Note 1) In the stop mode, HLT signal is " 0 ", HLT signal is " 1 " and $\mathrm{I} / \mathrm{O}$ pins are in high impedance state.
(Note 2) If the MCU is interrupted by serial interface in the external clock input mode, the SCK terminal becomes input only.

Table 18 Data Input from Input/Output Common Pins

| 1/O pin circuit type |  | Possibility <br> of Input | Available pin condition <br> for input |
| :--- | :--- | :---: | :---: |
| Standard <br> pins | CMOS | No | - |
|  | Without pull-up <br> MOS <br> (NMOS open drain) | Yes | " 1 " |
|  | With pull-up MOS | Yes | " $1 "$ |
| High <br> voltage <br> pins | Without pull-down <br> MOS <br> (PMOS open drain) | Yes | " 0 " |
|  | With pull-down <br> MOS | Yes | " $0 "$ |

## HMCS404C/HMCS404CL/HMCS404AC

- D-port

D-port is 1 -bit I/O port, and it has 16 Input/Output common pins. It can be set/reset by the SED/RED and SEDD/REDD instructions, and can be tested by the TD and TDD instructions. Table 17 shows the classification of standard pins, high voltage pins and the Input/Output pins circuit types.

- R-port

R-port is 4 -bit $\mathrm{I} / \mathrm{O}$ port. It provides 20 input/output common pins, 16 output-only pins, and 6 input-only pins. Data input is processed using the LAR and LBR instructions and data output is processed using the LRA and LRB instructions. The MCU will not be affected by writing into the input-only and/or non-existing ports, invalid data will be read by reading from the
output-only and/or non-existing ports.
The $\mathrm{R}_{32}, \mathrm{R}_{33}, \mathrm{R}_{40}, \mathrm{R}_{41}$ and $\mathrm{R}_{42}$ pins are also used as the $\overline{\mathrm{INT}} \mathbf{0}$, $\overline{\mathrm{INT}}, \overline{\text { SCK }}$, SI and SO pins respectively. Table 17 shows the classification of standard pins, high voltage pins and Input/ Output pins circuit types.

## - RESET

The MCU is reset by setting RESET pin to " 1 ". At power ON or recovering from stop mode, apply RESET input more than $\mathrm{t}_{\mathrm{RC}}$ to obtain the necessary time for oscillator stabilization. In other cases, the MCU reset requires at least two instructions cycle time of RESET input.

Table 19 shows initialized items by MCU reset and each status after reset.

Table 19 Initial Value by MCU Reset

| Items |  |  | Initial value by MCU reset | Contents |
| :---: | :---: | :---: | :---: | :---: |
| Program counter (PC) |  |  | \$0000 | Execute program from the top of ROM address. |
| Status (ST) |  |  | "1" | Enable to branch with conditional branch instructions. |
| Stack pointer (SP) |  |  | \$3FF | Stack level is 0. |
| I/O pin output register | Standard pin | (A) Without pullup MOS | "1" | Enable to input. |
|  |  | (B) With pull-up MOS | "1" | Enable to input |
|  |  | (C) CMOS | "1" | - |
|  | High voltage pin | (D) Without pulldown MOS | "0" | Enable to input. |
|  |  | (E) With pulldown MOS | "0" | Enable to input. |
| Interrupt flag | Interrupt Enable Flag (I/E) |  | "0" | Inhibit all interrupts. |
|  | Interrupt Request Flag (IF) |  | "0" | No interrupt request. |
|  | Interrupt Mask (IM) |  | "1" | Mask interrupt request. |
| Mode register | Port Mode Register (PMR) |  | "0000" | See Item "Port Mode Register". |
|  | Serial Mode Register (SMR) |  | "0000" | See Item "Serial Mode Register". |
|  | Timer Mode Register A (TMA) |  | "000" | See Item "Timer Mode Register A". |
|  | Timer Mode Register B (TMB) |  | "0000" | See Item "Timer Mode Register B". |
| Timer/Counter, Serial interface | Prescaler |  | \$000 | - |
|  | Timer/Counter A (TCA) |  | \$00 | - |
|  | Timer/Event Counter B (TCB) |  | \$00 | - |
|  | Timer Load Register (TLR) |  | \$00 | - |
|  | Octal Counter |  | " 000 " | - |

(Note) MCU reset affects to the rest of registers as follows:

| Item |  | After recovering from STOP mode by MCU reset | After MCU reset except for the left condition |
| :---: | :---: | :---: | :---: |
| Carry | (CA) | The contents of the items before MCU reset are not retained. <br> It is necessary to intialize them by software again. | The contents of the items before MCU reset are not retained. <br> It is necessary to initialize them by software again. |
| Accumulator | (A) |  |  |
| B Register | (B) |  |  |
| W Register | (W) |  |  |
| X/SPX Registers | (X/SPX) |  |  |
| Y/SPY Registers | (Y/SPY) |  |  |
| Serial Data Register | (SR) | Same as above | Same as above |
| RAM |  | The contents of RAM before MCU reset (just before STOP instruction) are retained. | Same as above |

- INTERNAL OSCILLATOR CIRCUIT

Fig. 16 gives internal oscillator circuit. The oscillator type can be selected from the followings; crystal oscillator, ceramic
filter oscillator, or resistor oscillator as shown in Table 20. In any cases; external clock operation is available.


Fig. 16 Internal Oscillator Circuit

Internal Oscillator Circuit Mask Option

|  |  | HMCS404C | HMCS404CL | HMCS404AC |
| :--- | :---: | :---: | :---: | :---: |
| Oscillator | Crystal | $\circ$ | 0 | 0 |
|  | Ceramic | $\circ$ | $\circ$ | 0 |
|  | Resistor | $\circ$ | - | - |
| Divider | $1 / 8$ | $\circ$ | $\circ$ | $\circ$ |

- Oscillator Circuit

Table 20 Examples of Oscillator Circuit

|  | Circuit configuration | Circuit constants |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | HMCS404C | HMCS404CL | HMCS404AC |
| External clock operation |  |  |  |  |
| Resistor oscillator |  | $R_{f}=20 \mathrm{k} \Omega \pm 2 \%$ |  |  |
| Ceramic filter oscillator |  | Ceramic filter CSA4.00MG <br> (Murata) <br> $R_{f}: 1 M \Omega \pm 2 \%$ <br> $\mathrm{C}_{1}: 30 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%$ | Ceramic filter CSA2.000MK (Murata) $R_{f}: 1 \mathrm{M} \Omega \pm 2 \%$ $C_{1}: 30 \mathrm{pF} \pm 20 \%$ $C_{2}: 30 \mathrm{pF} \pm 20 \%$ | Ceramic filter CSA6.00MG <br> (Murata) <br> $\mathrm{R}_{\mathrm{f}}: 1 \mathrm{M} \Omega \pm \mathbf{2 \%}$ <br> $\mathrm{C}_{1}$ : $30 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}$ : $30 \mathrm{pF} \pm 20 \%$ |
| Crystal oscillator | AT cut parallel resonance crystal | $R_{f}: 1 M \Omega \pm 2 \%$ <br> $\mathrm{C}_{1}: 10 \sim 22 \mathrm{pF} \pm 20 \%$ <br> $C_{2}: 10 \sim 22 p F \pm 20 \%$ <br> Crystal: equivalent circuit to the left <br> $\mathrm{C}_{0}$ : 7pF max. <br> $\mathrm{R}_{\mathrm{S}}: 60 \Omega$ max. <br> f $: 2.0 \sim 4.5 \mathrm{MHz}$ |  | $R_{f}: 1 \mathrm{M} \Omega \pm 2 \%$ $C_{1}: 10 \sim 22 \mathrm{pF} \pm 20 \%$ $\mathrm{C}_{2}: 10 \sim 22 \mathrm{pF} \pm 20 \%$ Crystal: equivalent circuit to the left $\mathrm{C}_{0}: 7 \mathrm{pF}$ max. $\mathrm{R}_{\mathrm{s}}: 100 \Omega$ max. $\mathrm{f}: 2.0 \sim 6.2 \mathrm{MHz}$ |
|  | GT cut parallel resonance crystal |  | $\begin{aligned} & R_{f}: 2 \mathrm{M} \Omega \pm 2 \% \\ & \mathrm{C}_{1}: 10 \sim 22 \mathrm{pF} \pm 20 \% \\ & \mathrm{C}_{2}: 10 \sim 22 \mathrm{pF} \pm 20 \% \\ & \text { Crystal: equivalent } \\ & \text { circuit to the left } \\ & C_{0}: 7 \mathrm{pF} \text { max. } \\ & \mathrm{R}_{\mathrm{s}}: 100 \Omega \text { max. } \\ & \mathrm{f} \quad: 2.0 \sim 2.25 \mathrm{MHz} \end{aligned}$ |  |

(Note 1) On the crystal and ceramic filter resonator, the upper circuit parameters are the one recommended by crystal or ceramic filter maker. The circuit parameters are changed by crystal, ceramic filter resonator and the floated capacitance in designing the board. In employing the resonator, please consult with the engineers of crystal or ceramic filter maker to determine the circuit parameter.
(Note 2) Wiring among $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ and elements should be as short as possible, and never cross the other wirings. Refer to the recommendable layout of crystal and ceramic filter.


## - LOW POWER DISSIPATION MODE

The MCU provides two low power dissipation modes, that is, a Standby mode and a Stop mode. Table 21 shows the function of the low power dissipation mode, and Fig. 18 shows the diagram of the mode transition.

Fig. 17 Recommendable Layout of Crystal and Ceramic Filter
Table 21 Low Power Dissipation Mode Function

| Low Power Dissipation Mode | Instruction | Condition |  |  |  |  |  |  | Recovering method |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Oscillator circuit | Instruction execution | Register, Flag | Interrupt function | RAM | Input/ Output pin |  |  |
| Standby mode | SBY instruction | Active | Stop | Retained | Active | Retained | Retained ${ }^{\text {3/ }}$ | Active | RESET Input, Interrupt request |
| Stop mode | STOP instruction | Stop | Stop | RESET ${ }^{-11}$ | Stop | Retained | High <br> impedanceimper | Stop | RESET Input |

*1) As the MCU recovers from STOP mode by RESET input, the contents of the flags and registers are initialized according to Table 19.
*2) A high voltage pin with a pull-down MOS option is pulled down to the $\mathrm{V}_{\text {disp }}$ power supply by the pull-down MOS. As the MOS is ON, a pulldown MOS current flows when a voltage difference between the pin and the $V_{\text {disp }}$ voltage exists. This is the additional current to the current dissipation in Stop Mode (1stop).
 Standby Mode (ISBY1, ISBY2).


Fig. 18 MCU Operation Mode Transition

## - Standby Mode

The SBY instruction puts the MCU into the Standby mode. In the Standby mode, the oscillator circuit is active and timer/
counter and serial interface continue working. On the other hand, the CPU stops since the clock related to the instruction execution stops. Registers, RAM and Input/Output pins retain the state they had just before going into the Standby mode.

The Standby mode is canceled by the MCU reset or interrupt request. When canceled by the interrupt request, the MCU becomes an active mode and executes the instruction next to the SBY instruction. At this time, if the Interrupt Enable Flag is " 1 ", the interrupt is executed. If the Interrupt Enable Flag is " 0 ", the interrupt request is held on and the normal instruction execution continues.

Fig. 19 shows the flowchart of the Standby Mode.

## - Stop Mode

The STOP instruction brings the MCU into the Stop mode. In this mode the oscillator circuit and every function of the MCU stop.

The Stop mode is canceled by the MCU reset. At this time, as shown in Fig. 20, apply the RESET input for more than $t_{R C}$ to get enough oscillator stabilization time. (Refer to the "AC CHARACTERISTICS".) After the Stop mode is canceled, RAM retains the state it had just before going into the Stop mode. The other hand, Accumulator, B Register, W Register, X/SPX Registers, Y/SPY Registers, Carry and Serial Data Register don't retain the contents.


Fig. 19 MCU Operating Flowchart


Fig. 20 Timing.Chart of Recovering from Stop Mode

## - RAM ADDRESSING MODE

As shown in Fig. 21, the MCU provides three RAM addressing modes; Register Indirect Addressing, Direct Addressing and Memory Register Addressing.

- Register Indirect Addressing

The combined 10-bit contents of W Register, X Register and Y Register is used as the RAM address in this mode.

## - Direct Addressing

The direct addressing instruction consists of two words and the second word ( 10 bits) following Op-code (the first word) is used as the RAM address.

- Memory Register Addressing

The Memory Register Addressing can access 16 digits (Memory Register: MR) from $\$ 020$ to $\$ 02 \mathrm{~F}$ by using the LAMR and XMRA instruction.

RAM Address

(a) Register Indirect Addressing

(b) Direct Addressing

(c) Memory Register Addressing

Fig. 21 RAM Addressing Mode

## - ROM ADDRESSING MODE AND P INSTRUCTION

The MCU has four kinds of ROM addressing modes as shown in Fig. 22.

## - Direct Addressing Mode

The program can branch to any addresses in the ROM memory space by using JMPL, BRL or CALL instruction. These instruction replace 14 -bit program counter $\left(\mathrm{PC}_{13}\right.$ to $\mathrm{PC}_{0}$ ) with 14-bit immediate data.

## - Current Page Addressing Mode

ROM memory space is divided into 256 words in each page starting from $\$ 0000$. The program branches to the address in the same page using BR instruction. This instruction replace the low-order eight bits of program counter ( $\mathrm{PC}_{7}$ to $\mathrm{PC}_{0}$ ) with

8 -bit immediate data. The branch destination by BR instruction on the boundary between pages is given in Fig. 24.

## - Zero Page Addressing Mode

The program branches to the zero page subroutine area, which is located on the address from $\$ 0000$ to $\$ 003 \mathrm{~F}$, using CAL instruction. When CAL instruction is executed, 6 -bit immediate data is placed in low-order six bits of program counter ( $\mathrm{PC}_{5}$ to $\mathrm{PC}_{0}$ ) and " 0 's" are placed in high-order eight bits $\left(\mathrm{PC}_{13}\right.$ to $\left.\mathrm{PC}_{6}\right)$.

## - Table Data Addressing

The program branches to the address determined by the contents of the 4 -bit immediate data, accumulator and B register, using TBR instruction.

(a) Direct Addressing

b) Current Page Addressing

(c) Zero Page Addressing

(d) Table Data Addressing

Fig. 22 ROM Addressing Mode

(a) Address Designation

(b) Pattern Output

Fig. 23 P Instruction

- P Instruction

The $P$ instruction refers ROM data addressed by Table Data Addressing. ROM data addressed also determine its destination. When bit 8 in referred ROM data is " 1 ", 8 bits of referred


Fig. 24 The Branch Destination by BR Instruction on the Boundary between Pages

ROM data are written into the accumulator and B Register. When bit 9 is " 1 ", 8 bits of referred ROM data are written into the R1 and R2 port output register. When both bit 8 and 9 are " 1 ", ROM data are written into the accumulator and B Register and also to the R1 and R2 port output register at a same time.

The P instruction has no effect on the program counter.

- Description of the branch destination on page boundary

When BR is on page boundary $(256 n+255)$, BR instruction transfers the contents of PC to the next page with hardware architecture. Therefore, the program branches to the next page when using BR on page boundary.

The HMCS400 series cross macro assembler has automatic paging facility for ROM page.

## - INSTRUCTION SET

The HMCS $404 \mathrm{C} / \mathrm{CL} / \mathrm{AC}$ provide 99 instructions. These instructions are classified into 10 groups as follows;
(1) Immediate Instruction
(2) Register-to-Register Instruction
(3) RAM Address Instruction
(4) RAM Register Instruction
(5) Arithmetic Instruction
(6) Compare Instruction
(7) RAM Bit Manipulation Instruction
(8) ROM Address Instruction
(9) Input/Output Instruction
(10) Control Instruction

## HMCS404C/HMCS404CL/HMCS404AC

Table 22. Immediate Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Immediate | LAI i | $100011 i_{3} i_{2} i_{1} i_{0}$ | $\longmapsto A$ |  | 1/1 |
| Load B from Immediate | LBI i | $100000 i_{3} i_{2} i_{1}$ io | $\square \mathrm{B}$ |  | 1/1 |
| Load Memory from Immediate | LMID i,d | $011010 i_{3} i_{2} i_{1} i_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $\longmapsto \mathrm{M}$ |  | 2/2 |
| Load Memory from Immediate, Increment Y | LMIIY i | $101001 i_{3} i_{2} i_{1}$ io | $i \rightarrow M, Y+1 \rightarrow Y$ | NZ | 1/1 |

Table 23. Register-to-Register Instruction

| OPERATION | MNEMONIC | OPERATION CODE |  |  |  |  |  |  |  |  |  |  | FUNCTION | STATUS | WORD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from B | LAB | 0 | 0 | 0 | 1 | 0 | 0 |  | 0 | 0 | 0 |  | $B \rightarrow A$ |  | 1/1 |
| Load B from A | LBA | 0 | 0 | 1 | 1 | 0 | 0 |  | 0 | 0 | 0 |  | $A \rightarrow B$ |  | 1/1 |
| Load A from $Y$ | LAY | 0 | 0 | 1 | 0 | 1 | 0 |  | 1 | 1 |  |  | $Y \rightarrow A$ |  | 1/1 |
| Load A from SPX | LASPX | 0 | 0 | 0 | 1 | 1 | 0 |  | 0 | 0 | 0 |  | $S P X \rightarrow A$ |  | 1.1 |
| Load A from SPY | LASPY | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |  | SPY $\rightarrow$ A |  | 1,1 |
| Load A from MR | LAMR m | 1 | 0 | 0 | 1 | 1 | 1 |  |  |  |  |  | $\mathrm{MR}(\mathrm{m}) \rightarrow \mathrm{A}$ |  | 1.1 |
| Exchange MR and $A$ | XMRA m | 1 | 0 | 1 | 1 | 1 | 1 |  | ${ }_{3} \mathrm{~m}$ | m | ,mo |  | $\mathrm{MR}(\mathrm{m}) \rightarrow \mathrm{A}$ |  | 11 |

Table 24. RAM Address Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | WORD CYCLE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load W from Immediate | LWI i | $00111100 i_{1} i_{0}$ | $\longmapsto W$ |  | 1/1 |
| Load $X$ from Immediate | LXI i | $100010 i_{3} i_{2} i_{1} i_{0}$ | $\mathrm{i} \longrightarrow \mathrm{X}$ |  | 1,1 |
| Load $Y$ from Immediate | LYI i | $100001 i_{3} i_{2} i_{1} i_{0}$ | $\square Y$ |  | 1,1 |
| Load $X$ from $A$ | LXA | 0011101000 | $A \longrightarrow X$ |  | 1/1 |
| Load $Y$ from $A$ | LYA | 0011011000 | $\mathrm{A} \longrightarrow \mathrm{Y}$ |  | 1/1 |
| Increment $Y$ | IY | 0001011100 | $Y+1 \rightarrow Y$ | NZ | 1/1 |
| Decrement $Y$ | DY | 0011011111 | $Y-1 \rightarrow Y$ | NB | 1/1 |
| Add A to $Y$ | AYY | 0001010100 | $Y+A \rightarrow Y$ | OVF | 1/1 |
| Subtract $A$ from $Y$ | SYY | 0011010100 | $Y-A \rightarrow Y$ | NB | 1/1 |
| Exchange $X$ and SPX | XSPX | 0000000001 | $X \leftrightarrow S P X$ |  | 1/1 |
| Exchange $Y$ and SPY | XSPY | 0000000010 | $Y \leftrightarrow S P Y$ |  | 1/1 |
| Exchange $X$ and SPX,Y and SPY | XSPXY | 0000000011 | $X \leftrightarrow S P X, Y \leftrightarrow S P Y$ |  | 1/1 |

Table 25. RAM Register Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | $\frac{\text { WORD }}{\text { CYCLE }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Memory | LAM (XY) | 00100100 yx |  |  | 1/1 |
| Load A from Memory | LAMD d |  | $\mathrm{M} \rightarrow \mathrm{A}$ |  | 2/2 |
| Load B from Memory | LBM(XY) | $00010000 y x$ |  |  | 1/1 |
| Load Memory from A | LMA(XY) | 00100101 yx | $\mathrm{A} \rightarrow \mathrm{M},\left(\begin{array}{l}\left(\begin{array}{l}\text { ( } \\ \mathrm{Y} \rightarrow \mathrm{SPX} \\ \mathrm{SPY}\end{array}\right)\end{array}\right.$ |  | 1/1 |
| Lead Aomory from A | LMAAD d |  | $\hat{A} \rightarrow \mathbf{i v i}$ |  | 2/2 |
| Load Memory from A, Increment $Y$ | LMAIY(X) | $000101000 x$ | $A \rightarrow M, Y+1 \rightarrow Y(X-S P X)$ | NZ | 1/1 |
| Load Memory from A, Decrement $Y$ | LMADY(X) | $001101000 x$ | $A \rightarrow M, Y-1 \rightarrow Y(X \cdot \rightarrow S P X)$ | NB | 1/1 |
| Exchange Memory and A | XMA(XY) | 00100000 yx | $\mathrm{M} \rightarrow \mathrm{A},\left(\begin{array}{l}\left(\begin{array}{l}\text { ¢ } \\ \mathrm{r} \rightarrow \mathrm{SPX} \\ \mathrm{SPY}\end{array}\right)\end{array}\right.$ |  | 1/1 |
| Exchange Memory and A | XMAD d |  | M $\leftrightarrow A$ |  | 2/2 |
| Exchange Memory and B | XMB(XY) | 00110000 yx | $\mathrm{M} \leftrightarrow \mathrm{B},\binom{\mathrm{X} \ldots \mathrm{SPX}}{\mathrm{r} \rightarrow$ SPY } |  | 1/1 |

## HITACHI

Note) $(X Y)$ and $(X)$ have the meaning as follows:
(1) The instructions with ( $X Y$ ) have 4 mnemonics and 4 object codes for each. (example of LAM ( $X Y$ ) is given below.)

| MNEMONIC | $y$ | $x$ | FUNCTION |
| :---: | :---: | :---: | :---: |
| LAM | 0 | 0 |  |
| LAMX | 0 | 1 | $\mathrm{X} \leftrightarrow \mathrm{SPX}$ |
| LAMY | 1 | 0 | $\mathrm{Y} \leftrightarrow S P Y$ |
| LAMXY | 1 | 1 | $\mathrm{X} \leftrightarrow S P X, Y \leftrightarrow S P Y$ |

(2) The instructions with $(x)$ have 2 mnemonics and 2 object codes for each. (example of LMAIY $(X)$ is given below.)

| MNEMONIC | $x$ | FUNCTION |
| :---: | :---: | :---: |
| LMAIY | 0 |  |
| LMAIYX | 1 | $\mathrm{X} \leftrightarrow$ SPX |

Table 26. Arithmetic Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | $\frac{\text { WORD/ }}{\text { CYCLE }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Add Immediate to A | Al i | $101000 i_{3} i_{2} i_{1} i_{0}$ | $A+i \rightarrow A$ | OVF | 1/1 |
| Increment B | IB | 0001001100 | $B+1 \rightarrow B$ | NZ | 11 |
| Decrement B | DB | 0011001111 | $B-1 \rightarrow B$ | NB | 1 |
| Decimal Adjust for Addition | DAA | 0010100110 |  |  | 1 1 |
| Decimal Adjust for Subtraction | DAS | 0010101010 |  |  | 1. 1 |
| Nogete A | NEGA | 0001100000 | $\overline{\hat{A}}+\boldsymbol{i} \rightarrow \hat{M}$ |  | i, i |
| Complement B | COMB | 0101000000 | $\overline{\mathrm{B}} \rightarrow \mathrm{B}$ |  | 1 |
| Rotate Right A with Carry | ROTR | 0010100000 |  |  | 1/1 |
| Rotate Left A with Carry | ROTL | 0010100001 |  |  | 1/1 |
| Set Carry | SEC | 0011101111 | $1 \rightarrow C A$ |  | 1/1 |
| Reset Carry | REC | 0011101100 | $0 \rightarrow C A$ |  | 1.1 |
| Test Carry | TC | 0001101111 |  | CA | 11 |
| Add A to Memory | AM | 0000001000 | $M+A \rightarrow A$ | OVF | 1,1 |
| Add A to Memory | AMD d | $\begin{aligned} & 0 \\ & d_{9} d_{8} d_{7} d_{6} O_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{1} O_{0} \end{aligned}$ | $\mathrm{M}+\mathrm{A} \rightarrow \mathrm{A}$ | OVF | 22 |
| Add A to Memory with Carry | AMC | 0000011000 | $\begin{gathered} M+A+C A \rightarrow A \\ O V F \rightarrow C A \end{gathered}$ | OVF | 1.1 |
| Add A to Memory with Carry | AMCD d |  | $\begin{gathered} M+A+C A \rightarrow A \\ O V F \rightarrow C A \end{gathered}$ | OVF | 22 |
| Subtract A from Memory with Carry | SMC | 0010011000 | $\begin{gathered} M-A-\overline{C A} \rightarrow A \\ N B \rightarrow C A \end{gathered}$ | NB | 11 |
| Subtract A from Memory with Carry | SMCD d |  | $\begin{gathered} M-A-\overline{C A} \rightarrow A \\ N B \rightarrow C A \end{gathered}$ | NB | 22 |
| OR A and B | OR | 0101000100 | $A \cup B \rightarrow A$ |  | 11 |
| AND Memory with A | ANM | 0010011100 | $A \cap M \rightarrow A$ | NZ | 1.1 |
| AND Memory with A | ANMD d |  | $A \cap M \rightarrow A$ | NZ | 2. 2 |
| OR Memory with A | ORM | 0000001100 | $A \cup M \rightarrow A$ | NZ | 1.1 |
| OR Memory with A | ORMD d |  | $A \cup M \rightarrow A$ | NZ | 22 |
| EOR Memory with A | EORM | 0000011100 | $A \oplus M \rightarrow A$ | NZ | 1,1 |
| EOR Memory with A | EORMD d |  | $\mathrm{A} \oplus \mathrm{M} \rightarrow \mathrm{A}$ | NZ | 22 |


| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | WORD CyCLE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Immediate Not Equal to Memory | INEM i | $000010 i_{3} i_{2} i_{1} i_{0}$ | $i \neq M$ | NZ | 1/1 |
| Immediate Not Equal to Memory | INEMD i,d | $010010 i_{3} \mathrm{i}_{2} \mathrm{i}_{\mathrm{i}} \mathrm{i}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \neq M$ | NZ | 2/2 |
| A Not Equal to Memory | ANEM | 0000000100 | $A \neq M$ | NZ | 1 |
| A Not Equal to Memory | ANEMD d |  | $A \neq M$ | NZ | 2/2 |
| B Not Equal to Memory | BNEM | 0001000100 | $B \neq M$ | NZ | 11 |
| Y Not Equal to Immediate | YNEI i | $000111 i_{3} i_{2} i_{1} i_{0}$ | $Y \neq \mathrm{i}$ | NZ | 1,1 |
| Immediate Less or Equal to Memory | ILEM i | $000011 i_{3} i_{2} i_{1} i_{0}$ | $i \leqq M$ | NB | 1,1 |
| Immediate Less or Equal to Memory | ILEMD i,d |  | $i \leqq M$ | NB | $2 / 2$ |
| A Less or Equal to Memory | ALEM | 0000010100 | $A \leqq M$ | NB | 1,1 |
| A Less or Equal to Memory | ALEMD d |  | $A \leqq M$ | NB | 2.2 |
| B Less or Equal to Memory | BLEM | 0011000100 | $B \leqq M$ | NB | 1.1 |
| A Less or Equal to Immediate | ALEI i | $101011 i_{3} i_{2} i_{1} i_{0}$ | $A \leqq i$ | NB | 1. 1 |

Table 28. RAM Bit Manipulation Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | $\frac{\text { WORD }}{\text { CYCLE }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set Memory Bit | SEM n | $00100001 \mathrm{n} 1 \mathrm{n}_{0}$ | $1 \rightarrow M(n)$ |  | 1,1 |
| Set Memory Bit | SEMD n,d |  | $1 \rightarrow M(n)$ |  | 2/2 |
| Reset Memory Bit | REM $n$ | $00100010 n_{1} n_{0}$ | $\mathrm{O} \rightarrow \mathrm{M}(\mathrm{n})$ |  | 1/1 |
| Reset Memory Bit | REMD n, d |  | $0 \rightarrow M(n)$ |  | 2/2 |
| Test Memory Bit | TM n | $00100011 n_{1} n_{0}$ |  | $\mathrm{M}(\mathrm{n})$ | 1/1 |
| Test Memory Bit | TMD n,d |  |  | $\mathrm{M}(\mathrm{n})$ | 2/1/2 |

Table 29. ROM Address Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | Status | $\frac{\text { WORD }}{\text { CYCLE }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Branch on Status 1 | BR b | $11 \mathrm{~b}_{7} \mathrm{~b}_{6} \mathrm{~b}_{5} \mathrm{~b}_{4} \mathrm{~b}_{3} \mathrm{~b}_{2} \mathrm{~b}_{1} \mathrm{~b}_{0}$ |  | 1 | 1/1 |
| Long Branch on Status 1 | BRL u |  |  | 1 | 2/2 |
| Long Jump Unconditionally | JMPL u |  |  |  | 2/2 |
| Subroutine Jump on Status 1 | CAL a | $0111 a_{5} a_{4} a_{3} a_{2} a_{1} a_{0}$ |  | 1 | 1,2 |
| Long Subroutine Jump on Status 1 | CALL u | $\begin{aligned} & 0_{9} d_{8} d_{7} d_{6} d_{5} 0_{5} p_{4}{ }_{3}{ }_{3} \mathrm{~d}_{2} \mathrm{~d}_{2} \mathrm{~d}_{1} \mathrm{p}_{0} \\ & \hline \end{aligned}$ |  | 1 | 2/2 |
| Table Branch | TBR p | $001011 \mathrm{p}_{3} \mathrm{p}_{2} \mathrm{p}_{1} \mathrm{po}_{0}$ |  |  | 1/1 |
| Return from Subroutine | RTN | 0000010000 |  |  | 1/3 |
| Return from Interrupt | RTNI | 0000010001 | CA RESTORE |  | 1/3 |

Table 30. Input/Output Instruction

| OPERATION | MNEMONIC | OPERATION CODE |  |  |  |  |  | FUNCTION | STATUS | WORD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set Discrete I/O Latch | SED | 0 | 0 | 11 | 10 | 0 | 100 | $1 \rightarrow \mathrm{D}(\mathrm{Y})$ |  | 1/1 |
| Set Discrete 1/O Latch Direct | SEDD m | 1 | 10 | 11 | 10 |  | $2 m_{1} m_{0}$ | $1 \rightarrow \mathrm{D}(\mathrm{m})$ |  | 1/1 |
| Reset Discrete 1/O Latch | RED | 0 | 00 | 01 | 10 | 0 | 100 | $\mathrm{O} \rightarrow \mathrm{D}(\mathrm{Y})$ |  | 1/1 |
| Reset Discrete 1/O Latch Direct | REDD m |  | 10 | 01 | 10 |  | $m_{1} m_{0}$ | $0 \rightarrow \mathrm{D}(\mathrm{m})$ |  | 1/1 |
| Test Discrete 1/O Latch | TD |  | 0 | 11 | 10 | 0 | 000 |  | D(Y) | 1/1 |
| Test Discrete I/O Latch Direct | TDD m |  | 10 | 10 | 10 |  | $\mathrm{m}_{1} \mathrm{~m}_{0}$ |  | $D(m)$ | 1/1 |
| Load A from R-Port Register | LAR m |  | 10 | 01 | 01 | $\mathrm{m}_{3}$ | $m_{2} m_{1} m_{0}$ | $R(\mathrm{~m}) \rightarrow \mathrm{A}$ |  | 1/1 |
| Load B from R-Port Register | LBR m |  | 10 | 01 | 00 | $\mathrm{m}_{3}$ | $m_{2} m_{1} m_{0}$ | $R(\mathrm{~m}) \rightarrow B$ |  | 1/1 |
| Load R-Port Register from A | LRA m |  | 10 | 11 | 01 | $\mathrm{m}_{3} \mathrm{~m}$ | $2 m_{1} m_{0}$ | $A \rightarrow R(m)$ |  | 1/1 |
| Load R-Port Register from B | LRB m |  | 10 | 11 | 00 | $\mathrm{m}_{3}$ | $m_{2} m_{1} m_{0}$ | $B \rightarrow R(m)$ |  | 1/1 |
| Pattern Generation | $\mathrm{P} \quad \mathrm{p}$ |  | 1 | 10 | 11 | $\mathrm{p}_{3}$ | $p_{2} p_{1} p_{0}$ |  |  | 1/2 |

## HMCS404C/HMCS404CL/HMCS404AC

Table 31. Control Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | WORD |
| :--- | :---: | :---: | :---: | :---: | :---: |
| CYCLE |  |  |  |  |  |

Table 32. Op-Code Map


| HMCS404C/CL/AC MASK OPTION LIST |  |
| :---: | :---: |
| 5 V Operation | : - HMCS404C |
| 3V Operation | : $\square$ HMCS404CL |
| High Speed Operation | : $\square$ HMCS404AC |


| Date of Order |  |
| :--- | :--- |
| Customer |  |
| Dept. |  |
| Name |  |
| ROM Code Name |  |
| LSI Type Number <br> (Hitachi's entry) |  |

* Please enter check marks in $\square(\square, X, \vee)$.

| (1) I/O Option |  |  |  |  |  |  |  |  |  |  | Note (1/O options masked by are not available.) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PIN |  | INPUT/OUTPUT |  | I/O OPTION |  |  |  |  | PIN |  | INPUT/OUTPUT |  | I/O OPTION |  |  |  |
|  |  | A | B | C | D | E | A | B |  |  | C | D E |
|  | 0 |  |  |  | Input/Output |  |  |  |  |  |  |  | R3 | $\mathrm{R}_{30}$ |  | Input/Output |  |  |  |  |
|  | $\mathrm{D}_{1}$ | Input/Output |  |  |  |  | - l ¢ | volllars | $\mathrm{R}_{31}$ | Input/Output |  |  |  |  |  | YIMIIWIMI |
|  | ${ }_{2}$ | Input/Output |  |  |  |  | mollo | VmIIn | $\mathrm{R}_{32}$ | Input/Output |  |  |  |  |  |  |
|  | ${ }_{3}$ | Input/Output |  |  |  |  |  | Y/llea | $\mathrm{R}_{33}$ | Input/Output |  |  |  |  |  | VmIllw |
|  | 4 |  | Input/Output |  | villow |  |  |  | R4 | $\mathrm{R}_{40}$ | Input/Output |  |  |  |  | VIIUIUMIIIN |
|  | ${ }_{5}$ |  | Input/Output | VmIIII | vom 1 ma | Imend |  |  |  | $\mathrm{R}_{41}$ | Input/Output |  |  |  |  | VIIIIIIIIIN |
|  | ${ }_{6}$ |  | Input/Output | VIIIII |  | I 1 Im |  |  |  | $\mathrm{R}_{42}$ | Input/Output |  |  |  |  | VIINITIIIS |
|  | 7 |  | Input/Output | Vmlll |  |  |  |  |  | $\mathrm{R}_{43}$ | Input/Output |  |  |  |  | VIlllum |
|  | 8 |  | Input/Output | WmIII |  |  |  |  | R5 | $\mathrm{R}_{50}$ | Input/Output |  |  |  |  |  |
|  | ${ }_{9}$ |  | Input/Output | WIIll | voll |  |  |  |  | $R_{51}$ | Input/Output |  |  |  |  | VmIll |
|  | 10 |  | Input/Output | VIIIII |  | mmn |  |  |  | $\mathrm{R}_{52}$ | Input/Output |  |  |  |  | VIIIIUIIIS |
|  | 11 |  | Input/Output | VIIIII | vom 1 / | I 1 In |  |  |  | $\mathrm{R}_{53}$ | Input/Output |  |  |  |  | WIIII) |
|  | 12 |  | Input/Output | Unmm | vom $m$ I | Im ${ }^{\text {a }}$, |  |  | R6R7 | $\mathrm{R}_{60}$ | Output |  |  |  |  | VIIIIITMIIM |
|  | 13 |  | Input/Output | YIIIII | vom | Imm |  |  |  | $\mathrm{R}_{61}$ | Output |  |  |  |  | WIll |
|  | 14 |  | Input/Output | VIIIII | vom 0 I | mom |  |  |  | $\mathrm{R}_{62}$ | Output |  |  |  |  | VIIIIUMIIII |
|  | 15 |  | Input/Output | WIlllu | Womax | [ $10 n$ |  |  |  | $\mathrm{R}_{63}$ | Output |  |  |  |  | VIIIIUMIIV |
|  |  |  |  |  |  |  |  |  |  | $\mathrm{R}_{70}$ | Output |  |  |  |  | VIIIIUMIIIS |
| RO |  |  |  |  |  |  |  |  |  | $\mathrm{R}_{71}$ | Output |  |  |  |  | VIIIIIUNIIIS |
|  | $\mathrm{R}_{00}$ | I | Output |  | volloly |  |  |  | R7 | $\mathrm{R}_{72}$ | Output |  |  |  |  | VIINTMIIn |
|  | $\mathrm{R}_{01}$ |  | Output | Vmom | vimas |  |  |  |  | $\mathrm{R}_{73}$ | Output |  |  |  |  | VIIIIUIIII |
|  | $\mathrm{R}_{02}$ |  | Output | WIIIII |  |  |  |  | R8 | $\mathrm{R}_{80}$ | Output |  |  |  |  | VIIIIIIIIIN |
|  | $\mathrm{R}_{0}{ }^{3}$ |  | Output | VmIIII |  |  |  |  |  | $\mathrm{R}_{81}$ | Output |  |  |  |  | WIIIIIMIIN |
| R1 | $\mathrm{R}_{10}$ |  | Input/Output | Vmm | vom $m$ z |  |  |  |  | $\mathrm{R}_{82}$ | Output |  |  |  |  |  |
|  | $\mathrm{R}_{11}$ |  | Input/Output | VIIIII | voll |  |  |  |  | $\mathrm{R}_{83}$ | Output |  |  |  |  |  |
|  | $\mathrm{R}_{12}$ |  | Input/Output | VIIIIII | UII $\$ In & & & & \multirow[t]{4}{*}{R9} & $\mathrm{R}_{90}$ |  | Input |  |  |  |  |  |  |  |  |  |
|  | $\mathrm{R}_{13}$ |  | Input/Output | VIIIII | vollos | Imm |  |  |  | $\mathrm{R}_{91}$ | Input |  |  | ImIllos |  | VIIIIIUMIIn |
| R2 | $\mathrm{R}_{20}$ |  | Input/Output | VIIIII |  | I $\quad$ IIm |  |  |  | $\mathrm{R}_{92}$ | Input |  |  |  |  | volll |
|  | $\mathrm{R}_{21}$ |  | Input/Output | Vmm |  | mm |  |  |  | $\mathrm{R}_{93}$ | Input |  |  | millo |  |  |
|  | $\mathrm{R}_{22}$ |  | Input/Output | VIIIII |  |  |  |  | RA | $\mathrm{R}_{\text {AO }}$ |  | Input |  |  | Tllla |  |
|  | $\mathrm{R}_{23}$ |  | Input/Output |  |  | Imen |  |  |  | $\mathrm{R}_{\mathrm{A} 1}$ |  | Input | Please mark on$R_{A 1} / V_{\text {disp }}$ |  |  |  |

* Please enter " $O$ " in applicable item for I/O option selection.

A; Without Pull-up MOS (NMOS Open Drain)
B; With Pull-up MOS
C; CMOS (not be used as Input)
E; With Pull-down MOS
(2) $R_{A 1} / V_{\text {disp }}$
(3) Package

| $R_{A 1} / V_{\text {disp }}$ |
| :--- |
| $\square R_{A 1}$ : Without Pull-down MOS (D) |
| $\square V_{\text {disp }}$ |



* Please enter check marks ( $\quad, \times, \sqrt{ }$ ) in applicable item. * Please enter check marks ( $\omega, X, V$ ) in applicable item.

Note) $R_{A 1} / V_{\text {disp }}$ has to be selected as $V_{\text {disp }}$ pin except for the case that all High Pins are option D.
(4) Divider (DIV)
(5) ROM Code Media


| ROM Code Media |
| :--- |
| $\square$ EPROM: Emulator Type |
| $\square$ EPROM: EPROM On-Packaae Microcomputer Tyne |

Check List of Application
(A) Oscillator (CPG option)

|  | $\square 404 \mathrm{C}(5 \mathrm{~V}$ Operation) | $\square \mathbf{4 0 4 C L}(3 \mathrm{~V}$ Operation) | $\square$ 404AC (High Speed Operation) |
| :--- | :--- | :--- | :--- |
| CPG <br> Option | $\square$ Resistor $\left(R_{\mathbf{f}}=20 \mathrm{k} \Omega \pm 2 \%\right)$ |  |  |
|  | Ceramic Filter | $\square$ Ceramic Filter | $\square$ Ceramic Filter |
|  | $\square$ Crystal | $\square$ Crystal | $\square$ Crystal |
|  | $\square$ External Clock | External Clock | $\square$ External Clock |

* Please enter check marks ( $\square, X, \mathcal{N}$ in applicable item.


# HMCS408C/HMCS408CL/ HMCS408AC (HD614080/HD614085/HD614088) 

## Description

The HMCS408C/CL/AC are CMOS 4-bit single-chip microcomputers in the HMCS400 series. Each device incorporates ROM, RAM, I/O, Serial Interface and 2 timer/counter and contain high-voltage I/O pins including highcurrent output pins to drive fluorescent display tude directly.

## Features

- 4-bit architecture
- 8192 words of $10-$ bit ROM
- 512 digite of 4 -bit RAMín
- 58 I/O pins, including 26 high-voltage I/O pins ( 40 V max)
- 2 Timer/counter
-11-bit prescaler
-8-bit free running timer/counter
-8-bit auto-reload timer/event counter
- Clock synchronous 8-bit serial interface
- Five interrupt sources
-External: 2
-Timer/counter: 2
-Serial interface: 1
- Subroutine stack
-Up to 16 levels including interrupts
- Minimum instruction execution time
$-0.89 \mu \mathrm{~s}$ : HMCS408AC
$-1.78 \mu \mathrm{~s}$ : HMCS408C
$-3.55 \mu \mathrm{~s}$ : HMCS408CL
- Low power dissipation modes
-Standby: Stops instruction execution while allowing clock oscillation and interrupt functions to operate.
-Stop: Stops instruction execution and clock oscillation while retaining RAM data.
- On-chip oscillator
-Crystal or ceramic filter (externally drivable)
- Package

64-pin shrink dual in-line plastic package
64-pin flat plastic package

- Instruction set compatible with HMCS 404; 101 instructions
word ROM: 79 single-word instructions
- Direct branch to all RAM areas
- Direct or indirect addressing of all RAM areas
- Subroutine nesting up to 16 levels including interrupts
- Binary and BCD arithmetic operations
- Powerful logical arithmetic operations
- Pattern generation-table lookup capability
- Bit manipulation for both RAM and I/O


## Program Development Support Tools

- Cross assembler and simulator software for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PC HD614P080S/HD614P0160S with the following fixed options:
-I/O pin: open drain
-Oscillator: crystal or ceramic filter oscil-
lator
(externally drivable)
Diviâer: Divided by ô
-Package:
64-pin shrink dual in-line plastic package
64-pin flat plastic package
- Programming socket adapter for programming the EPROM-on-chip device


## Type of Products

Item
HMCS408C HMCS408CL HMCS408AC

| Power Supply | 3.5 to $6 \quad 2.5$ to $6 \quad 4.5$ to 6 |
| :--- | :--- | :--- | :--- | (V)


| Typical | 2 | 4 |
| :--- | :--- | :--- | :--- |

instruction
Cycle Time ( $\mu \mathrm{s}$ )

## Pin Arrangement



## Block Diagram



## Pin Description

GND, Vcc, V disp (Power)

These are the power supply pins for the MCU. Connect the GND to the ground ( 0 V ) and apply the $\mathrm{V}_{\text {CC }}$ power supply voltage to the $\mathrm{V}_{\mathrm{CC}}$ pin. The $\mathrm{V}_{\text {disp }}$ pin (multiplexed with $\mathrm{RA}_{1}$ ) is a power supply for high-voltage I/O pins with maximum voltage of $40 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{CC}}-40 \mathrm{~V}\right)$. For details, see Input/Output section.

## TEST (Test)

TEST is for test purposes only. Connect it to VCC.

## RESET (Reset)

RESET resets the MCU. For details, see Reset section.

## OSC $_{1}, \quad$ OSC $_{2}$ (Oscillator Connections)

$\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ are input pins for the internal oscillator circuit. They can be connected to a crystal resonator, ceramic filter resonator, or external oscillator circuits. For details, see Internal Oscillator Circuit section.

## $D_{0}-D_{15}$ (D Port)

The D port is an input/output port addressed by the bit. These 16 pins are all input/output pins. $D_{0}$ to $D_{3}$ are standard and $D_{4}$ to $D_{15}$ are high-voltage pins. The circuit type for each
pin can be selected using a mask option. For details, see Input/Output section.
$\mathrm{RO}_{0}-\mathrm{RO}_{3}, \mathrm{R1}_{0}-\mathrm{R1}_{3}, \mathrm{R2}_{0}-\mathrm{R2}_{3}, \mathrm{R3}_{0}-\mathrm{RH}_{3}, \mathrm{R4}_{\mathbf{0}}-\mathrm{R4}_{3}$, $R 5_{0}-\mathrm{R5}_{3}, \mathrm{Rb}_{0}-\mathrm{Rb}_{3}, \mathrm{R7}_{0}-\mathrm{R7}_{3}, \mathrm{R} 8_{0}-\mathrm{RB}_{3}, \mathrm{R9}_{0}-$ $\mathbf{R 9}_{3}$, RA $_{0}$, RA $_{1}$ (R Ports)

R0 to R9 are 4-bit I/O ports. RA is a 2-bit port. R0, R6, R7 and R8 are an output port, R9 and RA are an input port, and R1 to R5 I/O ports. R0, R1, R2, and RA are high-voltage ports, and R3 to R9 are standard ports. Each pin has a mask option which selects its circuit type. The pins $R 3_{2}, R 3_{3}, R 4_{0}, R 4_{1}$ and $R 4_{2}$ are multiplexed with $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}, \overline{\mathrm{SCK}}, \mathrm{SI}$ and SO respectively. For details, see Input/ Output section.

## $\overline{\mathrm{INT}}_{\mathbf{0}}, \overline{\mathrm{INT}}_{1}$ (Interrupts)

$\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ are external interrupts for the $\mathrm{MCU} . \overline{\mathrm{INT}}_{1}$ can be used as an external event input pin for timer B. $\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ are multiplexed with $\mathrm{R} 3_{2}$ and $\mathrm{R}_{3}$ respectively. For details, see Interrupt section.

## SCK, SI, SO

The transfer clock I/O pin ( $\overline{\mathrm{SCK}}$ ), serial data input pin (SI) and serial data output pin (SO) are used for serial interface. SCK, SI, and SO are multiplexed with $\mathrm{R} 4_{0}, \mathrm{R} 4_{1}$ and $\mathrm{R} 4_{2}$ respectively. For details, see Serial interface.

## Functional Description

## ROM Memory Map

The MCU includes 8,192 words $\times 10$ bits of ROM. ROM is described in the following paragraphs and the ROM memory map (figure 1).

Vector Address Area ( $\$ 0000$ to \$000F): Locations $\$ 0000$ through $\$ 000 \mathrm{~F}$ are reserved for JMPL instructions to branch to the starting address of the initialization program and of the interrupt service programs. After reset or interrupt routine is serviced, the program is executed from the vector address.

Zero-Page Subroutine Area (\$0000 to \$003F): Locations \$0000 through \$003F are reserved for subroutines. CAL instructions branch to subroutines.

Pattern Area (\$0000 to SOFFF): Locations
$\$ 0000$ through \$0FFF are reserved for ROM data. $P$ instructions allow referring to the ROM data as a pattern.

Program Area (\$0000 to \$1FFF): Locations from $\$ 0000$ to $\$ 1 F F F$ can be used for program code.

## RAM Memory Map

The MCU includes 512 digits of 4-bits RAM as the data and stack area. In addition to these areas, interrupt control bits and special function registers are also mapped on the RAM memory space. RAM memory map (figure 2) is described in the following paragraphs.

Interrupt Control Bit Area (\$000 to \$003): The interrupt control bit area (figure 3) is used for interrupt controls. It is accessable

## (b) HITACHI

only by a RAM bit manipulation instruction. However, the interrupt request flag cannot be set by software. The RSP bit is used only to reset the stack pointer.

Special Function Registers Area (\$004 to SOOB): The special function registers are the
mode or data registers for the external interrupt, the serial interface, and the timer/ counter. These registers are classified into three types: write-only, read-only, and read/ write as shown in figure 2. These registers cannot be accessed by RAM bit manipulation instructions.


Figure 1. ROM Memory Map


Data Area ( $\mathbf{\$ 0 2 0}$ to S1DF): 16 digits of $\$ 020$ through \$02F are called memory registers (MR) and are accessible by LAMR and XMRA instructions (figure 4).

Stack Area (\$3C0 to \$3FF): Locations \$3C0 through \$3FF are reserved for LIFO stacks to save the contents of the program counter (PC), status (ST) and carry (CA) when su-
broutine call (CAL-instruction, CALLinstruction) and interrupts are serviced. This area can be used as a 16 nesting level stack in which one level requires 4 digits. Figure 4 shows the save condition. The program counter is restored by RTN and RTNI instructions. Status and carry are restored only by RTNI instruction. This area, when not used for a stack, is available as a data area.

| 0 | bit 3 | bit 2 | bit 1 | bit 0 | \$000 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { IMO } \\ \text { (IM of } \overline{\mathrm{INT}} \text { ) } \end{gathered}$ | $\begin{aligned} & \text { IFO } \\ & \text { (IF of } \overline{\mathrm{INT}_{0}} \text { ) } \end{aligned}$ | $\begin{gathered} \text { RSP } \\ \text { (Reset SP Bit) } \end{gathered}$ | I/E (Interrupt Enable Flag) |  |
| 1 | IMTA <br> (IM of TIMER A) | $\begin{gathered} \text { IFTA } \\ \text { (IF of TIMER A) } \end{gathered}$ | $\begin{gathered} \mathrm{IM} 1 \\ (\mathrm{IM} \text { of } \overline{\mathrm{INT}}) \end{gathered}$ | $\begin{gathered} \text { IF1 } \\ \left(\mathrm{IF} \text { of } \overline{\mathrm{TNT}_{1}}\right. \text { ) } \end{gathered}$ | \$001 |
| 2 | Not Used | Not Used | IMTB <br> (IM of TIMER B) | IFTB <br> (IF of TIMER B) | \$002 |
| 3 | Not Used | Not Used | IMS <br> (IM of SERIAL) | $\begin{gathered} \text { IFS } \\ \text { (IF of SERIAL) } \end{gathered}$ | \$003 |
| IF: <br> IM: <br> I/E: <br> SP: | errupt Request Flag errupt Mask errupt Enable Flag ack Pointer |  |  |  |  |
| Note: | Each bit in the interrupt control bits area is set by the SEM/SEMD instruction, is reset by the REM/REMD instruction, and is tested by the TM/TMD instruction. It is not affected by other instructions. Furthermore the interrupt request flag is not affected by the SEM/SEMD instruction. <br> The content of status becomes invalid when "Not Used" bit and RSP bit are tested by a TM or TMD instruction. |  |  |  |  |

Figure 3. Configuration of Interrupt Control Bit Area


Figure 4. Configuration of Memory Register, Stack Area and Stack Position

## Registers and Flags

The MCU has nine registers and two flags for the CPU operations (figure 5).

Accumulator (A), B Register (B): The 4-bit accumulator and $B$ register hold the results of the arithmetic logic unit (ALU), and transfer data to/from memories, I/O, and other registers.

W Register (W), X Register (X), Y Register ( $\mathbf{Y}$ ): The $W$ register is a 2-bit, and the $X$ and $Y$ registers are 4-bit registers used for indirect addressing of RAM. The Y register is also used for D port addressing. The W register is a write-only register.

SPX Register (SPX), SPY Register (SPY): The 4 -bit registers SPX and SPY are used to assist the X and Y registers respectively.

Carry (CA): The carry (CA) stores the overflow from $A L U$ gencrated by an arithmetic operation. It is also affected by SEC, REC, ROTL and ROTR instructions.

During interrupt servicing, carry is pushed onto the stack. It is restored by a RTNI
instruction, but not by a RTN instruction.
Status (ST): The status (ST) holds the ALU overflow, ALU non-zero, and the results of bit test instruction for the arithmetic or compare instructions. It is a branch condition of the BR , BRL, CAL, or CALL instructions. The value of the status remains unchanged until the next arithmetic, compare, or bit test instruction is executed. Status becomes 1 after the BR, BRL, CAL, or CALL instruction whether it is executed or skipped. During interrupt servicing, status is pushed onto the stack and restored back from the stack by a RTNI instruction, but not by a RTN instruction.

Program Counter (PC): The program counter is a 14 -bit binary counter which controls the sequence in which the instructions stored in ROM are executed.

Stack Pointer (SP): The stack pointer (SP) is used to point the address of the next stacking ariea (ūp to 16 levels).

The stack pointer is initialized to RAM address $\$ 3 F F$. It is decremented by 4 when data is pushed onto the stack, and incremented by 4 when data is restored from it.


The stack can only be used up to 16 levels deep because the upper 4 bits of the stack pointer are fixed at 1111.

The stack pointer is initialized to $\$ 3 F F$ by either MCU reset or the RSP bit reset by a REM/REMD instruction.

## Interrupt

Five interrupt sources are available on the MCU : external requests ( $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}$ ), timer/ counter (timer A, timer B), and serial interface (serial). For each source, an interrupt request flag (IF), interrupt mask (IM) and interrupt vector addresses are provided to control and maintain the interrupt request. The interrupt enable flag (IE) is also used to control an interrupt operations.

Interrupt Control Bits and Interrupt Service: The interrupt control bits are mapped on $\$ 000$ through $\$ 003$ of the RAM space. They are accessible by RAM bit manipulation instructions. (The interrupt request flag (IF) cannot be set by software.) The interrupt enable flag (IE) and IF are cleared to 0 , and the interrupt mask (IM) is set to 1 at initialization by MCU reset.

Figure 6 is a block diagram of the interrupt control circuit. Table 1 shows the interrupt priority and vector addresses, and table 2 shows the interrupt conditions corresponding to each interrupt source.

The interrupt request is generated when the IF is set to 1 and IM is 0 . If the IE is 1 at this time, the interrupt will be activated and


Figure 6. Interrupt Control Circuit Block Diagram

## (0) HITACHI

vector addresses will be generated from the priority PLA corresponding to the interrupt sources.

Figure 7 shows the interrupt service sequence, and figure 8 shows the interrupt service flowchart. If an interrupt is requested, the instruction being executed finishes in the first cycle. The IE is reset in the second cycle. In the second and third cycles, the carry, status and program counter are pushed onto the stack. In the third cycle, the instruction is re-executed after jumping to the vector address.

In each vector address, program a JMPL instruction to branch to the starting address of the interrupt service program. The IF which caused the interrupt service must be reset by software in the interrupt service program.

Interrupt Enable Flag (I/E: \$000 bit 0): The interrupt enable flag enables/disables interrupt requests as shown in table 3. It is
reset by interrupt servicing and set by the RTNI instruction.

External Interrupts ( $\overline{I N T}_{0}, \overline{\text { INT }}_{1}$ ): The external interrupt request inputs ( $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}$ ) can be selected by the port mode register (PMR: \$004). Setting bit 3 and bit 2 of PMR causes $\mathrm{R3}_{3} / \mathrm{INT}_{1}$ pin and $\mathrm{R}_{2} / \mathrm{INT}_{0}$ pin to be used as $\overline{\mathrm{INT}}_{1}$ pin and $\overline{\mathrm{INT}}_{0}$ pin respectively.

The external interrupt request flags (IFO, IF1) are set at the falling edge of $\mathrm{INT}_{0}$ and $\mathrm{INT}_{1}$ inputs. (Refer to table 4.)

The $\mathrm{INT}_{1}$ input can be used as a clock signal input to timer B. Then, timer B counts up at each falling edge of the $\overline{\mathrm{INT}}_{1}$ input. When using $\mathrm{INT}_{1}$ as timer B external event input, external interrupt mask (IM1) has to be set so that the interrupt request by $\overline{\mathrm{INT}}_{1}$ will not be accepted. (Refer to table 5.)

External Interrupt Request Flags (IFO:
 interrupt request flags (IF0, IF1) are set at the

Table 1. Vector Addresses and Interrupt Priority

| Reset, Interrupt | Priority | Vector addresses |
| :--- | :--- | :--- |
| RESET | - | $\$ 0000$ |
| $\overline{\mathrm{INT}}_{0}$ | 1 | $\$ 0002$ |
| ${\overline{\mathrm{NT}_{1}}}^{2}$ | 2 | $\$ 0004$ |
| Timer A | 3 | $\$ 0006$ |
| Timer B | 4 | $\$ 0008$ |
| SERIAL | 5 | $\$ 000 \mathrm{C}$ |

Table 2. Conditions of Interrupt Service

| Interrupt Control Bit | $\mathrm{INT}_{0}$ | $\mathrm{INT}_{1}$ | Timer A | Timer B | Serial |
| :---: | :---: | :---: | :---: | :---: | :---: |
| I/E | 1 | 1 | 1 | 1 | 1 |
| IFO - $\overline{\text { MO }}$ | 1 | 0 | 0 | 0 | 0 |
| IF1 - $\overline{\mathrm{M} 1}$ | * | 1 | 0 | 0 | 0 |
| IFTA - $\overline{\text { MTA }}$ | * | * | 1 | 0 | 0 |
| IFTB • $\overline{\text { IMTB }}$ | * | * | * | 1 | 0 |
| IFS • $\overline{\text { MS }}$ | * | * | * | * | 1 |
|  |  | (10) H |  |  | * D |
| Hitachi Amer | tachi P | Sierra P | - Brisbane, | 05-1819 • (4 | -8300 |

falling edge of the $\overline{\mathrm{INT}}_{0}$, and $\overline{\mathrm{INT}}_{1}$ inputs respectively.

External Interrupt Masks (IMO: \$000 bit 3, IM1: \$001 bit 1): The external interrupt masks mask the external interrupt requests.

Port Mode Register (PMR: \$004): The port mode register is a 4 -bit write-only register which controls the $\mathrm{R}_{2} / \mathrm{INT}_{0}$ pin, $\mathrm{R3}_{3} / \mathrm{INT}_{1}$ pin, R4 $/$ /SI pin, and R4 $4_{2}$ /SO pin as shown in table 6. The port mode register will be initialized to $\$ 0$ by MCU reset. These pins are therefore initially used as ports.

Table 3. Interrupt Enable Flag

| Interrupt Enable Flag |  | Interrupt Enable/Disable |
| :--- | :--- | :--- |
| 0 | Disable |  |
| 1 | Enable |  |
| Table 4.External <br> Flag | Interrupt | Request |
| External Interrupt Request Flags | Interrupt Requests |  |
| 0 | No |  |
| 1 | Yes |  |

Table 5. External Interrupt Mask

| External Interrupt Masks | Interrupt Requests |
| :--- | :--- |
| 0 | Enable |
| 1 | Disable (masks) |

Table 6. Port Mode Register

| PMR3 | $\mathbf{R 3}_{3} / \overline{\mathbf{I N T}}_{1} \mathbf{P i n}$ |
| :---: | :---: |
| 0 | Used as $\mathrm{R}_{3}$ port input/output pin |
| 1 | Used as $\overline{\mathrm{INT}}_{1}$ input pin |
| PMR2 | $\mathbf{R 3}_{\mathbf{2}} / \overline{\mathbf{1 N T}}_{0} \mathbf{P i n}$ |
| 0 | Used as R 32 port input/output pin |
| 1 | Used as $\overline{\mathrm{NT}}_{0}$ input pin |
| PMR1 | R41/SI Pin |
| 0 | Used as R41 port input/output pin |
| 1 | Used as SI input pin |
| PMRO | R42/SO Pin |
| 0 | Used as R42 port input/output pin |
| 1 | Used as SO output pin |



Figure 7. Interrupt Servicing Sequence


Figure 8. Interrupt Servicing Flowchart

## Serial Interface

The serial interface is used to transmit/ receive 8 - bit data serially. This consists of the serial data register, the serial mode register, the octal counter and the multiplexer as illustrated in figure 9. Pin R4o/SCK and the transfer clock signal are controlled by the serial mode register. The contents of the serial data register can be written into or read out by software. The data in the serial data register can be shifted synchronously with the transfer clock signal.
STS instruction is used to initiate serial interface operations and to reset the octal counter to $\$ 0$. The counter starts to count at the falling edge of the transfer clock ( $\overline{\mathrm{SCK}}$ ) signal and increments by one at the rising edge of the SCK. When the octal counter is reset to $\$ 0$ after eight transfer clock signals, or when a transmit/receive operation is discontinued by resetting the octal counter, the serial interrupt request flag will be set.

Serial Mode Register (SMR: \$005): The 4bit write-only serial mode register controls the $\mathrm{R} 4_{0} / \overline{\mathrm{SCK}}$, prescaler divide ratio, and transfer clock source as shown in table 7. The write signal to the serial mode register controls the operating state of the serial
interface.
The write signal to the serial mode register stops the serial data register and octal counter from applying transfer clock, and it also resets the octal counter to $\$ 0$ simultaneously. Therefore, when the serial interface is in the transfer state, the write signal causes the serial mode register to cease the data transfer and to set the serial interrupt request flag.
Contents of the serial mode register will be changed on the second instruction cycle after writing into the serial mode register. Therefore, it will be necessary to execute the STS instruction after the data in the serial mode register has been changed completely. The serial mode register will be reset to $\$ 0$ by MCU reset.

Serial Data Register (SDR: S006, SRU: \$007): The 8-bit read/write serial data register consists of a low-order digit (SRL: \$006) and a high-order digit (SRU: \$007).
The data in the serial data register will be output from the SO pin, from LSB to MSB, synchronously with the falling edge of the transfer clock signal. At the same time, external data will be input from the SI pin to the serial data register, to MSB first, synchronously with the rising edge of the


Figure 9. Serial Interface Block Diagram
transfer clock. Figure 10 shows the I/O timing chart for the transfer clock signal and the data.
The read/write operations of the serial data register should be performed after the completion of data transmit/receive. Otherwise the data may not be guaranteed.

Serial Interrupt Request Flag (IFS: \$003 bit 0): The serial Interrupt request flag will be set when the octal counter counts eight transfer clock signals, or when data transfer is discontinued by resetting the octal counter. Refer to table 8.

Serial Interrupt Mask (IMS: \$003 bit 1): The serial Interrupt mask masks the interrupt request. Refer to table 9.

Selection and Change of the Operation Mode: Table 10 shows the serial interface operation modes which are determined by a combination of the value in the port mode register and that in the serial mode register. Initialize the serial interface by the write signal to the serial mode register, when the operation mode is changed.

Table 7. Serial Mode Register

| SMR3 | R40 $/ \overline{\text { SCK }}$ |
| :--- | :--- |
| 0 | Used as R4o port input/output pin |
| 1 | Used as $\overline{\text { SCK }}$ input/output pin |

Transfer Clock

| SMR2 | SMR1 | SMRO | Transfer Clock |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | R40/SCK Port | Clock Source |  | scaler <br> ide Ratio | System Clock Divide Ratio |  |
| 0 | 0 | 0 | $\overline{\text { SCK }}$ <br> Output | Prescaler | $\div$ | 2048 | $\div$ | 4096 |
| 0 | 0 | 1 | $\overline{S C K}$ <br> Output | Prescaler | $\div$ | 512 | $\div$ | 1024 |
| 0 | 1 | 0 | SCK <br> Output | Prescaler | $\div$ | 128 | $\div$ | 256 |
| 0 | 1 | 1 | SCK <br> Output | Prescaler | $\div$ | 32 | $\div$ | 64 |
| 1 | 0 | 0 | SCK Output | Prescaler | $\div$ | 8 | $\div$ | 16 |
| 1 | 0 | 1 | SCK Output | Prescaler | $\div$ | 2 | $\div$ | 4 |
| 1 | 1 | 0 | SCK <br> Output | System Clock |  | - | $\div$ | 1 |
| 1 | 1 | 1 | $\overline{\text { SCK }}$ <br> Input | External Clock |  | - |  | - |

Table 8. Serial Interrupt Request Flag

| Serial Interrupt Request Flag | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Table 9. Serial Interrupt Mask

| Serial Interrupt Mask | Interrupt Request |
| :--- | :--- |
| $\mathbf{0}$ | Enable |
| $\mathbf{1}$ | Disable (Mask) |

Table 10. Serial Interface Operation Mode

| SMR3 | PMR1 | PMR0 | Serial Interface <br> Operating Mode |
| :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | Clock Continuous <br> Output Mode |
| 1 | 0 | 1 | Transmit Mode |
| 1 | 1 | 0 | Receive Mode |
| 1 | 1 | 1 | Transmit/Receive <br> Mode |



Figure 10. Serial Interface I/O Timing Chart


Figure 11. Serial Interface Operation State

Operating State of Serial Interface: The serial interface has three operating states, the STS waiting state, SCK waiting state, and transfer state, as shown in figure 11.
The STS waiting state is the initialization state of the serial interface internal state. The serial interface enters this state in one of two ways: either by changing the operation mode through a change in the data in the port mode register, or by writing data into the serial mode register. In this state, the serial interface does not operate even if the transfer clock is applied. If an STS instruction is executed, the serial interface shifts to SCK waiting state.
In this state the falling edge of the first transfer clock causes the serial interface shift to transfer state, while the Octal Counter counts-up and the serial data register shifts simultaneously. As an exception, if the clock continuous output mode is selected, the serial interface stays in SCK waiting state while the transfer clock outputs continuously.
The octal counter becomes 000 again by 8 trancfer clocks or by executionin of STS instruction, so that the serial interface returns to SCK waiting state, and the serial interrupt request flag is set simultaneously.
When the internal transfer clock is selected, the transfer clock output is triggered by the execution of an STS instruction, and stops after 8 clocks.

Example of Transfer Clock Error Detection: The serial interface functions abnormally when the transfer clock is disturbed by external noises. In this case, transfer clock error can be detected by the procedure shown in figure 12.
If more than 8 transfer clocks are applied in the SCK waiting state, the state of the serial interface shifts as the following sequence: first, transfer state, second, SCK waiting state and third, transfer state again. The serial Interrupt flag should be reset before entering into the STS state by writing data to SMR. This procudure causes the serial Interface Request Flag to be set again.

## Timer

The MCU contains a prescaler and a timer/ counter (timer A, timer B, figure 13) whose functions are the same as HMCS404C's. The prescaler is an 11-bit binary counter, timer A an 8 -bit free-running timer/counter and timer B is an 8 -bit auto-reload timer/event counter.

Prescaler: The input to the prescaler is a system clock signal. The prescaler is initialized to $\$ 000$ by MCU reset, and it starts to count up the system clock signal as soon as RESET input goes to logic 0 . The prescaler keeps counting up except in MCU reset and stop mode. The prescaler provides clock signals to timer A, timer B, and the serial inter-


Figure 12. Example of Transfer Clock Error Detection
face. The prescaler divide ratio is selected by the timer mode register A (TMA), timer mode register $B$ (TMB), and serial mode register (SMR).

Timer A Operation: After timer A is initialized to $\$ 00$ by MCU reset, it counts up at every clock input signal. When the next clock signal is applied after timer A is counted up to $\$ F F$, timer $A$ is set to $\$ 00$ again, and generating overflow output. This leads to setting timer A interruput request flag (IFTA: $\$ 001$, bit 2) to 1. Therefore, this timer can function as an interval timer periodically generating overflow output at every 256th clock signal input.
The clock input signals to timer A are selected by the timer mode register A (TMA: \$008).

Timer B Operation: The timer mode register B (TMB: \$009) selects the auto-reload function, input clock source, and the prescaler divide ratio for timer $B$. When the external event input is used as an input clock signal to timer B , select $\mathrm{R}_{3} / \mathrm{INT}_{1}$ as $\mathrm{INT}_{1}$ and set the external interrupt mask (IM1) to prevent an external interrupt request from oc-
curring.
Timer $B$ is initialized according to the data written into the timer load register by software. Timer B counts up at every clock input signal. When the next clock signal is applied to timer B after it is set to \$FF, it will generate an overflow output. In this case, if the autoreload function is selected timer $B$ is initialized according to the value of the timer load register. If it is not selected, timer $B$ goes to $\$ 00$. The timer B interrupt request flag (IFTB: $\$ 002$ bit 0) will be set at this overflow output.

Timer Mode Register A (TMA: \$008): The timer mode register $A$ is a 3-bit write-only register. The TMA controls the prescaler divide ratio of timer A clock input, as shown in Table 11.
The timer mode register A is initialized to $\$ 0$ by MCU reset.

Timer Mode Register B (TMB: \$009): The timer mode register $B$ (TMB) is a 4 -bit writeonly register which selects the auto-reload function, the prescaler divide ratio, and the source of the clock input signal, as shown in table 12. The timer mode register B is initial-


Figure 13. Timer Block Diagram

## HITACHI

ized to $\$ 0$ by MCU reset.
The operation mode of timer B changes at the second instruction cycle after the timer mode register $B$ is written to. Initialization of timer $B$ by writing data into the timer load register should be performed after the contents of TMB are changed. Configuration and function of timer mode register B is shown in figure 14.

Timer B (TCBL: \$00A, TCBU: \$00B, TLRL: SOOA, TLRU: \$00B): Timer B consists of an 8bit write-only timer load register, and an 8-bit read-only timer/event counter. Each of them has a low-order digit (TCBL: \$00A, TLRL: $\$ 00 A$ ) and a high-order digit (TCBU: \$00B, TLRU: \$00B). (Refer to figure 2.)

The timer/event counter can be initialized by writing data into the timer load register. In this case, write the low-order digit first, and then the high-order digit. The timer/event counter is initialized when the high-order digit is urititen. The timer louad register is initialized to $\$ 00$ by the MCU reset.

The counter value of timer B can be obtained by reading the timer/event counter. In this case, read the high-order digit first, and then the low-order digit. The count value of the low-order digit is latched at the time when the high-order digit is read.

Timer A Interrupt Request Flag (IFTA: \$001 bit 2): The timer A interrupt request flag is set by the overflow output to time A (table 13).

Timer A Interrupt Mask (IMTA: \$001 bit 3): Timer $A$ interrupt mask prevents an interrupt request generated by timer $A$ Interrupt request flag (table 14).

Timer B Interrupt Request Flag (IFTB: $\$ 002$ bit 0): The timer $B$ interrupt request flag is set by the overflow output of timer B (table 15).

Timer B Interrupt Mask (IMTB: \$002 bit i): The timer $\bar{B}$ Interrupt mask prevents an interrupt request from being generated by timer B Interrupt request flag (table 16).

Table 11. Timer Mode Register A

| TMA2 |  | TMA1 | TMAO | Prescaler Divide Ratio |
| :--- | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $\div$ | 2048 |
| 0 | 0 | 1 | $\div$ | 1024 |
| 0 | 1 | 0 | $\div$ | 512 |
| 0 | 1 | 1 | $\div$ | 128 |
| 1 | 0 | 0 | $\div$ | 32 |
| 1 | 0 | 1 | $\div$ | 8 |
| 1 | 1 | 0 | $\div$ | 4 |
| 1 | 1 | 1 | $\div$ | 2 |

Table 12. Timer Mode Register B

| TMB3 | Auto-reload Function |
| :--- | :--- |
| 0 | No |
| 1 | Yes |


| TMB2 | TMB1 | TMB0 | Prescaler Divide Ratio, <br> Clock Input Source |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | $\div$ | 2048 |
| 0 | 0 | 1 | $\div$ | 512 |
| 0 | 1 | 0 | $\div$ | 128 |
| 0 | 1 | 1 | $\div$ | 32 |
| 1 | 0 | 0 | $\div$ | 8 |
| 1 | 0 | 1 | $\div$ | 4 |
| 1 | 1 | 0 | $\div$ | 2 |
| 1 | 1 | 1 | $\overline{N N T}_{1}$ (External Event Input) |  |

Table 13. Timer A Interrupt Request

| Timer A Interrupt <br> Request Flag | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Table 14. Timer A Interrupt Mask
Timer A Interrpt Mask Interrrupt Request

| 0 | Enable |
| :--- | :--- |
| $\mathbf{1}$ | Disable (Mask) |

Table 15. Timer B Interrupt Request Flag

Timer B Interrupt Request Flag

Interrupt Request
0 No
1 Yes

## Table 16. Timer B Interrupt Mask

Timer B Interrupt Mask Interrupt Request

| 0 | Enable |
| :--- | :--- |
| 1 | Disable (Mask) |



Figure 14. Mode Register Configuration and Function

## Input/Output

The MCU has 58 I/O pins, 32 standard and 26 high voltage. One of three circuit types can be selected by mask option for each standard pin: CMOS, with pull-up MOS, and without pull-up MOS (NMOS open drain): and one of two circuit types can be selected for each high-voltage pin: with pull-down MOS and without pull-down MOS (PMOS open drain). Since the pull-down MOS is connected to the internal $V_{\text {disp }}$ line, $V_{\text {disp }}$ must be selected for the $\mathrm{RA}_{1} / \mathrm{V}_{\text {disp }}$ pin via mask option when at least one high-voltage pin is selected as with pull-down MOS option. See table 17 as for I/O pin circuit types.

When every input/output pin is used as an input pin, the mask option and output data must be selected in the manner specified in table 18.

Output Circuit Operation With Pull-Up MOS Standard pins: In the standard pin option with pull-up MOS, the circuit shown in figure 15 is used to shorten rise time of output.

When the MCU executes an output instruction, it generates a write pulse to the R port addressed by this instruction. This pulse will switch the PMOS (B) on and shorten the rise time. The write pulse keeps PMOS in the on state for one-eighth of the instruction cycle time. While the write pulse is 0 , a high output level is maintained by the pull-up MOS (C).

When the HLT signal becomes 0 in stop mode, MOS (A) (B) (C) turn off.

D Port: The D port is an I/O port which has 16 discrete I/O pins, each of which can be addressed independently. It can be set/reset through SED/RED and SEDD/REDD instructions, and can be tested through TD and TDD instructions. See table 17 as for the classifica-
tion of standard pin, high-voltage pin, and the I/O pin circuit types.

R Ports: The eleven R ports in the HMCS408 are composed of 20 I/O pins, 16 output-only pins, and 6 input-only pins. Data is input through LAR and LBR instructions and output through LRA and LRB instructions. The MCU will not be affected by writing into the input-only and/or non-existing ports, while invalid data will be read by reading from the output-only and/or non-existing ports.

The $R 3_{2}, R 3_{3}, R 4_{0}, R 4_{1}$, and $R 4_{2}$ pins are multiplexed with the $\overline{\mathrm{INT}}_{0}, \mathrm{INT}_{1}, \mathrm{SCK}, \mathrm{SI}$, and SO pins respectively. See table 17 as for the classification of standard pins, high-voltage pins and selectable circuit types of these I/O pins.

Unused I/O Pins: If unused I/O pins are left floating, the LSI may malfunction because of noise. The I/O pins should be fixed as follows to prevent the malfunction.

High-voitage pins: select without pull-down MOS (PMOS open drain) via mask option and connect to $\mathrm{V}_{\mathrm{CC}}$ on the printed circuit board.

Standard pins: Select without pull-up MOS (NMOS open drain) via mask option and connect to GND on the printed circuit board.
$\mathrm{R} 4_{0} / \overline{\mathrm{SCK}}$ and $\mathrm{R} 4_{2} / \mathrm{SO}$ should be used as $\mathrm{R} 4_{0}$ and $R 4_{2}$ by serial mode register and port mode register respectively.

## Reset

Bringing the RESET pin high resets the MCU. At power-on, or when cancelling stop mode, the reset must satisfy $t_{R C}$ for the oscillator to stabilize. In all other cases, at least two instructions cycles are required for the MCU to be reset.

Table 19 shows the parts initialized by MCU reset, and the status of each.

Table 17. I/O Pin Circuit Types

|  |  | Without pull-up MOS (NMOS open drain) (A) | With pull-up MOS (B) | CMOS (C) | Applicable pins |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 沓 | 1/0 <br> Common Pins |  |  |  | $\begin{aligned} & D_{0}-D_{3} \\ & R 3_{0}-R 3_{3} \\ & R 4_{0}-R 4_{3} \\ & R 5_{0}-R 5_{3} \end{aligned}$ |
|  | Output pins |  |  |  | $\begin{aligned} & R 6_{0}-R 6_{3} \\ & R 7_{0}-R 7_{3} \\ & R 8_{0}-R 8_{3} \end{aligned}$ |
|  | Input pins |  |  |  | $\mathrm{R} 9_{0}-\mathrm{R} 9_{3}$ |


|  |  | Without pull-down MOS (PMOS open drain) (D) | With pull-down MOS (E) | Applicable pins |
| :---: | :---: | :---: | :---: | :---: |
|  | 1/0 <br> Common <br> Pins |  |  | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{15} \\ & \mathrm{R} 1_{\mathrm{O}}-\mathrm{R} 1_{3} \\ & \mathrm{R} 2_{\mathrm{O}}-\mathrm{R} 2_{3} \end{aligned}$ |
|  | Output Pins |  |  | $\mathrm{RO}_{0}-\mathrm{RO}_{3}$ |
|  | Hinput <br> Pins | $\bigcirc-\overline{H L T}-\underbrace{}_{\substack{\text { input } \\ \text { data }}}$ |  | $R A_{0}$ |
|  | Input <br> Pins |  |  | RA ${ }_{1}$ |

Without pull-up MOS (NMOS open drain)
or CMOS (A or C)

Notes: 1. In the stop mode, $\overline{\text { HLT }}$ signal is 0, HLT signal is 1 and $\mathrm{I} / \mathrm{O}$ pins are in high impedance state.
2. If the MCU is interrupted by serial interface in the external clock input mode, the $\overline{S C K}$ terminal becomes input only.

Table 18. Data Input from Input/Output Common Pins


Figure 15. Output Circuit Operation of Standard Pins With Pull-Up MOS Option

| Items |  | Initial Value by MCU Reset | Contents |
| :---: | :---: | :---: | :---: |
| Program Counter (PC) |  | \$0000 | Execute program from the top of ROM address |
| Status (ST) |  | 1 | Enable to branch with conditional branch instructions |
| Stack Pointer (SP) |  | \$3FF | Stack level is 0 |
| Output Register | Standard Pin <br> (A) Without Pull-Up MOS | 1 | Enable to input |
|  | (B) With Pull-Up MOS | 1 | Enable to input |
|  | (C) CMOS | 1 | - |
|  | High Voltage (D) Without Pull- <br> Pin <br> Down MOS | 0 | Enable to input |
|  | (E) With Pull- <br> Down MOS | 0 | Enable to input |
| Interrupt Flag | Interrupt Enable Flag (I/E) | 0 | Inhibit all interrupts |
|  | Interrupt Request Flag (IF) | 0 | No interrupt request |
|  | Interrupt Mask (IM) | 1 | Mask interrupt request |
| Mode Register | Port Mode Register (PMR) | 0000 | See port mode register |
|  | Serial Mode Register (SMR) | 0000 | See serial mode register |
|  | Timer Mode Register A (TMA) | 000 | See timer mode register $A$ |
|  | Timer Mode Register B (TMB) | 0000 | See timer mode register B |
| Timer/Counter | Prescaler | \$000 | - |
|  | Timer/Counter A (TCA) | \$00 | - |
|  | Timer/Event Counter B (TCB) | \$00 | - |
|  | Timer Load Register (TLR) | \$00 | - |
|  | Octal Counter | 000 | - |

Note: AACU reset affects the rest of registers an follovis:

| Item |  | After recovering from STOP mode by MCU reset | After MCU reset except for the left condition |
| :---: | :---: | :---: | :---: |
| Carry | (CA) | The contents of the items before MCU reset are not retained. It is necessary to initialize them by software. | The contents of the items before MCU reset are not retained. it is necessary to initialize them by software. |
| Accumulator | (A) |  |  |
| B Register | (B) |  |  |
| W Register | (W) |  |  |
| X/SPX Registers | (X/SPX) |  |  |
| Y/SPY Registers | (Y/SPY) |  |  |
| Serial Data Register | (SR) |  |  |
| RAM |  | The contents of RAM before MCU reset (just before STOP instruction) are retained. | Same as above |

## Internal Oscillator Circuit

Figure 16 outlines the internal oscillator circuit. Through mask option, either crystal oscillator or ceramic filter oscillator can be selected as the oscillator type. Refer to table

21 for selection of the type. In addition, see figure 17 for the layout of the crystal or ceramic filter. In all cases, external clock operation is available. Three divide ratios, 1 / $16,1 / 8$, and $1 / 4$, are selectable via mask option (table 20).


Figure 16. Internal Oscillator Circuit

Table 20. Internal Oscillation Circuit Mask Option

|  |  | HMCS <br> 408C | HMCS <br> 408CL | HMCS <br> 408AC |
| :--- | :--- | :--- | :--- | :--- |
| Divider | $1 / 16$ | - | $\bigcirc$ | - |
|  | $1 / 8$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | $1 / 4$ | $\bigcirc$ | - | $\bigcirc$ |
| Oscillator | Crystal | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | Ceramic | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |



Figure 17. Layout of Crystal and Ceramic Filter

Table 21. Examples of Oscillator Circuits

|  | Circuit Configuration | Circuit Constants |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | HMCS408C | HMCS408CL | HMCS408AC |
| External Clock Operation | Oscillator |  |  |  |
| Ceramic Filter Oscillator |  | Ceramic filter <br> CSA 4.00MG <br> CSA 2.000MK <br> (Murata) <br> $R_{f}: 1 M \Omega \pm 20 \%$ <br> $\mathrm{C}_{1}: 30 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%$ | Ceramic filter <br> CSA 4.00MG <br> CSA 2.000MK <br> (Murata) <br> $R_{f}: 1 \mathrm{M} \Omega \pm 20 \%$ <br> $\mathrm{C}_{1}: 30 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%$ | Ceramic filter CSA 8.00MT CSA 4.00MG (Murata) $R_{f}: 1 \mathrm{M} \Omega \pm 20 \%$ $\mathrm{C}_{1}: 30 \mathrm{pF} \pm 20 \%$ $\mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%$ |
| Crystal Oscillator |  | $R_{i}: 1 M \Omega \pm 20 \%$ <br> $\mathrm{C}_{1}: 10-22 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 10-22 \mathrm{pF} \pm 20 \%$ <br> Crystal: equivalent to <br> circuit shown <br> $\mathrm{C}_{0}: 7 \mathrm{pF}$ max. <br> $\mathrm{R}_{\mathrm{s}}$ : $100 \Omega$ max. <br> $\mathrm{f}: 1.0-4.5 \mathrm{MHz}$ | 品: 1 MAL $\pm 20 \%$ <br> $\mathrm{C}_{1}: 10-22 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 10-22 \mathrm{pF} \pm 20 \%$ <br> Crystal: equivalent to circuit shown <br> $\mathrm{C}_{0}$ : 7 pF max. <br> $\mathrm{R}_{\mathrm{s}}$ : $100 \Omega$ max. <br> f: $1.0-4.5 \mathrm{MHz}$ | $\mathrm{n}_{\mathrm{f}}: 1$ ivis $\bar{\imath} \pm 20 \%$ <br> $\mathrm{C}_{1}: 10-22 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 10-22 \mathrm{pF} \pm 20 \%$ <br> Crystal: equivalent to circuit shown <br> $\mathrm{C}_{0}$ : 7 pF max. <br> $\mathrm{R}_{\mathrm{s}}$ : $100 \Omega$ max. <br> $\mathrm{f}: 1.0-4.5 \mathrm{MHz}$ <br> f: $1.0-9.0 \mathrm{MHz}$ |
|  |  |  | $R_{f}: 2 M \Omega \pm 20 \%$ <br> $\mathrm{C}_{1}: 10-22 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 10-22 \mathrm{pF} \pm 20 \%$ <br> Crystal: equivalent to circuit shown <br> $\mathrm{C}_{0}: 7 \mathrm{pF}$ max. <br> $\mathrm{R}_{\mathrm{s}}: 100 \Omega$ max. <br> f: $1.0-2.25 \mathrm{MHz}$ |  |

Notes: 1. On the crystal and ceramic filter resonator, the upper circuit parameters are recommended by the crystal or ceramic filter maker. The circuit parameters are changed by crystal, ceramic filter resonator, and the floating capacitance in designing the board. In employing the resonator, please consult with the engineers of the crystal or ceramic filter maker to determine the circuit parameter.
2. Wiring between $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$, and elements should be as short as possible, and never cross the other wires. Refer to the layout of crystal and ceramic filter (figure 17).

## Operating Modes

## Low Power Dissipation Mode

The MCU has two low power dissipation modes, standby mode and stop mode (table 22). Figure 18 is a mode transition diagram for these modes.

Standby Mode: Executing an SBY instruction puts the MCU into standby mode. In standby mode, the oscillator circuit is active and interrupts and timer/counter working. On the other hand, the CPU stops since the clock related to the instruction execution stops. Registers, RAM, and I/O pins retain the states they were in just before the MCU went into standby mode.

Table 22. Low Power Dissipation Mode Function

## Condition

| Low Power <br> Dissipation Mode | Instruction | Oscillator Circuit | Instruction Execution | Register, <br> Flag | Interrupt Function | RAM | Input/ <br> Output <br> Pin | Timer/ <br> Counter, <br> Serial <br> Interface | Recovery <br> Method |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Standby mode | SBY instruction | Active | Stop | Retained | Active | Retained | Retained ${ }^{3}$ | Active | RESET <br> input, interrupt request |
| Stop mode | STOP instruction | Stop | Stop | RESET ${ }^{1}$ | Stop | Retained | High impedance ${ }^{2}$ | Stop | RESET input |

Notes: 1. The MCU recovers from STOP mode by RESET input. Refer to table 19 for the contents of the flags and registers.
2. A high-voltage pin with a pull-down MOS is tied to the $\mathrm{V}_{\text {disp }}$ power supply through the pulldown MOS. As the pull-down MOS stays on, a pull-down current flows when a difference between the pin voltage and the $\mathrm{V}_{\text {disp }}$ voltage exists. This is the additional current to the current dissipation in stop mode (Istop).
3. As an I/O circuit is active, an I/O current may flow, depending on the state of I/O pin in standby mode. This is the additional current to the current dissipation in standby mode.


Figure 18. MCU Operation Mode Transition

Standby mode may be cancelled by inputting RESET or by asserting an interrupt request. In the former case the MCU is reset. If the interrupt enable flag is 1 at this time, the interrupt is executed, while if it is 0 , the interrupt request is put on hold and normai instruction execution continues. In the later case, the MCU becomes active and executes the next instruction following the SBY instruction.

Figuer 19 shows the flowchart of the standby
mode.
Stop Mode: Executing a STOP instruction brings the MCU into stop mode, in which the oscillator circuit and every function of the MCU stop.

Stop mode may be cancelled by resetting the MCU. At this time, as shown in figure 16, reset input must be applied at least to $t_{R C}$ for oscillation to stabilize. (Refer to AC Characteristics table.) After stop mode is cancelled, RAM


Figure 19. MCU Operating Flowchart in Standby Mode
retains the state it was in just before the MCU went into stop mode, but the accumulator, B register, W register, Y/SPY registers, and carry may not retain their contents.

## RAM Addressing Mode

As shown in Figure 21, the MCU has three RAM addressing modes: register indirect addressing, direct addressing, and memory register addressing.

Register Indirect Addressing: The $W$ register, X register, and Y register contents (10 bits) are used as the RAM address.

Direct Addressing: A direct addressing instruction consists of two words, with the word (10 bits) following the opcode used as the RAM address.

Memory Register Addressing: The memory register ( 16 digits from $\$ 020$ to $\$ 02 F$ ) is accessed by executing the LAMR and XMRA instructions.

## ROM Addressing Mode and $P$ Instructions

The MCU has four ROM addressing modes, as shown in figure 22.

Direct addressing Mode: The program can branch to any address in the ROM memory space by executing a JMPL, BRL, or CALL instruction. These instructions replace the 14 program counter bits ( $\mathrm{PC}_{13}$ to $\mathrm{PC}_{0}$ ) with 14 -bit immediate data.
Current Page Addressing Mode: The ROM memory space is divided into pages, with 256 words in each page. Page zero begins at address $\$ 0000$. By executing a BR instruction, the program can branch to an address in the current page.

This instruction replaces the low-order eight bits of the program counter ( $\mathrm{PC}_{7}$ to $\mathrm{PC}_{0}$ ) with the 8 -bit immediate data.

When BR is on page boundary ( $256 \mathrm{n}+255$ ) (figure 23), executing a BR instruction transfers the PC contents to the next page according to the hardware architecture. Consequently, the program branches to the next page when the BR is used on a page boundary. The HMCS400 series cross macro assembler has an automatic paging facility for ROM pages.

Zero Page Addressing Mode: By executing a CAL instruction, the program can branch to the zero page subroutine area, which is located at $\$ 0000-\$ 003 F$. When a CAL instruction is executed, 6-bits of immediate data are placed in the low-order six bits of the program counter ( $\mathrm{PC}_{5}$ to $\mathrm{PC}_{0}$ ) and 0 s are placed in the high-order eight bits ( $\mathrm{PC}_{13}$ to $\mathrm{PC}_{6}$ ).

Table Data Addressing: By executing a TBR instruction, the program can branch to the address determined by the contents of the 4 -bit immediate data, accumulator, and B register.

P Instruction: ROM data addressed by table data addressing can be referred to by a $P$ instruction (figure 24): When bit 8 in the referred ROM data is 1,8 bits of ROM data are written into the accumulator and B register. When bit 9 is 1,8 bits of ROM data are written into the R1 and R2 port output register. When both bits 8 and 9 are 1, ROM data are written into the accumulator and B Register and also to the R1 and R2 port output register at the same time.

The $P$ instruction has no effect on the program counter.


Figure 20. Timing Chart of Recovering from Stop Mode


Register Indirect Addressing


Direct Addressing


Memory Register Addressing

Figure 21. RAM Addressing Mode

〔CALL〕


Direct Addressing


Current Page Addressing


Zero Page Addressing


Table Data Addressing

Figure 22．ROM Addressing Mode


Figure 23. The Branch Destination by BR Instruction on the Boundary between Pages


Figure 24. P Instruction

## Instruction Set

The HMCS408C/CL/AC provide 99 instructions which are classified into 10 groups as follows;

1. Immediate instruction
2. Register-to-register instruction
3. RAM address instruction
4. RAM register instruction
5. Arithmetic instruction
6. Compare instruction
7. RAM bit manipulation instruction
8. ROM address instruction
9. Input/output instruction
10. Control instruction

Tables 23-32 list their functions, and table 33 is an opcode map.

Table 23. Immediate Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Immediate | LAI i |  | i - A |  | 1/1 |
| Load B from Immediate | LBI i | $1000000000 i_{3} i_{2} i_{1} i_{0}$ | i $\cdot \mathrm{B}$ |  | 1/1 |
| Load Memory from Immediate | LMID i, d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $\mathrm{i} \rightarrow \mathrm{M}$ |  | 2/2 |
| Load Memory from Immediate, Increment $Y$ | LMIIY |  | $i \bullet M, Y+1 \rightarrow Y$ | NZ | 1/1 |

Table 24. Register-to-Register Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  |  | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from B | LAB |  | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | $B \rightarrow A$ |  | 1/1 |
| Load B from $A$ | LBA | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | $A \rightarrow B$ |  | 1/1 |
| Load A from W | LAW |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | 0 | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $0$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $W \rightarrow A$ |  | 2/2 <br> (Note) |
| Load A from $Y$ | LAY | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | $Y \rightarrow A$ |  | 1/1 |
| Load A from SPX | LASPX | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | $S P X \rightarrow A$ |  | 1/1 |
| Load A from SPY | LASPY | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | $S P Y \rightarrow A$ |  | 1/1 |
| Load A from MR | LAMR m | 1 | 0 | 0 | 1 | 1 | 1 | $\mathrm{m}_{3}$ | $m_{2}$ | $m_{1}$ |  | $M R(m) \rightarrow A$ |  | 1/1 |
| Exchange MR and $A$ | XMRA m |  | 0 |  |  |  |  |  | $\mathrm{m}_{2}$ | $m_{1}$ |  | $M R(m)-A$ |  | 1/1 |

Note: An operand is provided for the second word of LAW and LWA instruction by assembler automatically.

Table 25. RAM Address Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  |  | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load W from Immediate | LWI i | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | $i_{1}$ | io | i $\rightarrow$ W |  | 1/1 |
| Load X from Immediate | LXI i | 1 | 0 | 0 | 0 | 1 | 0 | $i_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $i_{0}$ | $i \rightarrow x$ |  | 1/1 |
| Load $Y$ from Immediate | LYI i | 1 | 0 | 0 | 0 | 0 | 1 | $i_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | $i_{0}$ | $i \rightarrow Y$ |  | 1/1 |
| Load W from A | LWA | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | 0 | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | 0 | 0 | A $\cdot \mathrm{W}$ |  | $\begin{aligned} & 2 / 2 \\ & \text { (Note) } \end{aligned}$ |
| Load $X$ from $A$ | LXA | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | $A \rightarrow X$ |  | 1/1 |
| Load $Y$ from $A$ | LYA | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | $A \rightarrow Y$ |  | 1/1 |
| Increment $Y$ | IY | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | $Y+1 \rightarrow Y$ | NZ | 1/1 |
| Decrement $Y$ | DY | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | $Y-1 \rightarrow Y$ | NB | 1/1 |
| Add $A$ to $Y$ | AYY | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | $Y+A \rightarrow Y$ | OVF | 1/1 |
| Subtract A from $Y$ | SYY | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | $Y-A \rightarrow Y$ | NB | 1/1 |
| Exchange $X$ and SPX | XSPX | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | X-SPX |  | 1/1 |
| Exchange $Y$ and SPY | XSPY | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $Y-S P Y$ |  | 1/1 |
| Exchange $X$ and SPX, $Y$ and SPY | XSPXY | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | X - SPX, Y |  | 1/1 |

Note: An operand is provided for the second word of LAW and LWA instruction by the assembler automatically.

## HMCS408C/HMCS408CL/HMCS408AC

Table 26. RAM Register Instructions

| Operation <br> Load A from Memory | Mnemonic <br> LAM(XY) | Operation Code |  |  |  |  |  |  |  | Function | Status | Words/ Cycles <br> 1/1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 001 | 10 | 0 | 1 | 0 | 0 | $y$ | x | $M \rightarrow A,(X-S P X, Y \rightarrow S P Y)$ |  |  |
| Load A from Memory | LAMD d |  |  |  |  |  |  |  |  | $M \rightarrow A$ |  | 2/2 |
| Load B from Memory | LBM (XY) | 0001 |  | 0 | 0 | 0 | 0 | $y$ | x | $\mathrm{M} \rightarrow \mathrm{B},(\mathrm{X}-\mathrm{SPX}, \mathrm{Y}-\mathrm{SPY})$ |  | 1/1 |
| Load Memory from A | LMA (XY) | 001 | 10 | 0 | 1 | 0 | 1 | $y$ | $\times$ | $A \rightarrow M,(X-S P X, Y \rightarrow S P Y)$ |  | 1/1 |
| Load Memory from A | LMAD d | $\begin{array}{cccc} 0 & 1 & 1 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} \end{array}$ |  | $\begin{gathered} 0 \\ \mathrm{~d}_{5} \end{gathered}$ | $\begin{gathered} 1 \\ ; d_{4} \end{gathered}$ |  |  |  |  | $A \rightarrow M$ |  | 2/2 |
| Load Memory from A, Increment $Y$ | LMAIY(X) | 000 | 01 | 0 | 1 | 0 | 0 | 0 | x | $A \rightarrow M, Y+1 \rightarrow Y(X \rightarrow S P X)$ | $N Z$ | 1/1 |
| Load Memory from A, Decrement $Y$ | LMADY(X) | 001 | 11 | 0 | 1 | 0 | 0 | 0 | x | $A \rightarrow M, Y-1 \rightarrow Y(X-S P X)$ | NB | 1/1 |
| Exchange Memory and A | XMA(XY) | 0010 |  | 0 | 0 | 0 | 0 | $y$ | x | $M \rightarrow A,(X-S P X, Y \sim S P Y)$ |  | 1/1 |
| Exchange Memory and A | XMAD d | $\begin{array}{cccc} 0 & 1 & 1 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} \end{array}$ |  | $\begin{gathered} 0 \\ 6 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ 5 d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ |  | $\begin{gathered} 0 \\ d_{1} \end{gathered}$ |  | $M \rightarrow A$ |  | 2/2 |
| Exchange Memory and B | XMB(XY) | 00 | 1 | 10 | 0 | 0 |  | $y$ | x | $M \rightarrow B,(X \sim S P X, Y \sim S P Y) ~$ |  | 1/1 |

Note: $(X Y)$ and ( $X$ ) have the following meaning:
(1) The instructions with ( $X Y$ ) have 4 mnemonics and 4 object codes for each (example of LAM (XY) is given, below).

| Mnemonic | $\mathbf{y}$ | $\mathbf{x}$ | Function |
| :--- | :--- | :--- | :--- |
| LAM | 0 | 0 |  |
| LAMX | 0 | 1 | $\mathrm{X} \rightarrow \mathrm{SPX}$ |
| LAMY | 1 | 0 | $Y \mapsto S P Y$ |
| LAMXY | 1 | 1 | $X \mapsto S P X, Y \mapsto S P Y$ |

(2) The instructions with ( $X$ ) have 2 mnemonics and 2 object codes for each (example of $\operatorname{LMAIY}(X)$ is given below).

| Mnemonic | $\mathbf{x}$ | Function |
| :--- | :--- | :--- |
| LMAIY | 0 |  |
| LMAIYX | 1 | $\times-$ SPX |

## Table 27. Arithmetic Instructions



Note: $\cap$ : Logical AND
$u$ : Logical OR
$\oplus$ : Exclusive OR

Table 28. Compare Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Immediate Not Equal to Memory | INEM i |  | $i \neq M$ | NZ | 1/1 |
| Immediate Not Equal to Memory | INEMD i,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \neq M$ | NZ | 2/2 |
| A Not Equal to Memory | ANEM | 000000000001000 | $A \neq M$ | $N Z$ | 1/1 |
| A Not Equal to Memory | AMEMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \neq M$ | NZ | 2/2 |
| B Not Equal to Memory | BNEM | 000001000001100 | $B \neq M$ | NZ | 1/1 |
| Y Not Equal to Immediate | YNEI i |  | $Y \neq i$ | NZ | 1/1 |
| Immediate Less or Equal to Memory | ILEM i |  | $i \leqq M$ | NB | 1/1 |
| Immediate Less or Equal to Memory | ILEMD i, d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \leqq M$ | NB | 2/2 |
| A Less or Equal to Memory | ALEM | 0000000110100 | $A \leqq M$ | NB | 1/1 |
| A Less or Equal to Memory | ALEMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \leqq M$ | NB | 2/2 |
| B Less or Equal to Memory | BLEM | $\begin{array}{llllllllll}0 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ | $B \leqq M$ | NB | 1/1 |
| A Less or Equal to Immediate | ALEI i |  | $A \leqq i$ | NB | 1/1 |

Table 29. RAM Bit Manipulation Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set Memory Bit | SEM $n$ | $001000001 n_{1} n_{0}$ | $1 \rightarrow M(n)$ |  | 1/1 |
| Set Memory Bit | SEMD n, d | $011000001 n_{1} n_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $1 \rightarrow M(n)$ |  | 2/2 |
| Reset Memory Bit | REM $n$ | 00100010 n no | $0 \rightarrow M(n)$ |  | 1/1 |
| Reset Memory Bit | REMD n,d | $01100010 n_{1} n_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $0 \rightarrow M(n)$ |  | 2/2 |
| Test Memory Bit | TM n | $0010000111 n_{1}$ no |  | $M(n)$ | 1/1 |
| Test Memory Bit | TMD n,d | $011000111 n_{1} n_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | $\mathrm{M}(\mathrm{n})$ | 2/2 |

Table 30. ROM Address Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Branch on Status 1 | BR b | $11 b_{7} b_{6} b_{5} b_{4} b_{3} b_{2} b_{1} b_{0}$ |  | 1 | 1/1 |
| Long Branch on Status 1 | BRL u | $\begin{array}{llllllll}0 & 1 & 0 & 1 & 1 & 1 & p_{3} & p_{2}\end{array} p_{1} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Long Jump Unconditionally | JMPL u | $01010101 p_{3} p_{2} p_{1} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  |  | 2/2 |
| Subroutine Jump on Status 1 | CAL a |  |  | 1 | 1/2 |
| Long Subroutine Jump on Status 1 | CALL u | $\begin{array}{llllllll}0 & 1 & 0 & 1 & 1 & p_{3} p_{2} p_{1} p_{0}\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Table Branch | TBR p |  |  |  | 1/1 |
| Return from Subroutine | RTN | 0000010000 |  |  | 1/3 |
| Return from Interrupt | RTNI | 00000000100001 | 1 - $1 / \mathrm{E}$ CA Restore | ST | 1/3 |

Table 31. Input/Output Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  |  |  | Function <br> $1 \cdot D(Y)$ |  | Status | Words/ <br> Cycles <br> 1/1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set Discrete I/O Latch | SED | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 |  | 0 | 0 |  |  |  |  |
| Set Discrete 1/O Latch Direc | SEDD m | 1 | 0 | 1 | 1 | 1 | 0 | $\mathrm{m}_{3}$ | 3 |  |  |  |  | $\rightarrow D(m)$ |  | 1/1 |
| Reset Discrete 1/O Latch | RED | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |  | 0 | 0 |  | $\cdots \mathrm{D}(\mathrm{Y})$ |  | 1/1 |
| Reset Discrete I/O Latch Direct | REDD m | 1 | 0 | 0 | 1 |  |  | $\mathrm{m}_{3}$ |  |  |  |  |  | $\rightarrow \mathrm{D}(\mathrm{m})$ |  | 1/1 |
| Test Discrete 1/O Latch | TD | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |  | 0 | 0 |  |  | $D(Y)$ | 1/1 |
| Test Discrete I/O Latch Direct | TDD m | 1 | 0 | 1 | 0 | 1 |  | $\mathrm{m}_{3}$ |  |  |  |  |  |  | $D(m)$ | 1/1 |
| Load A from R Port Register | LAR m | 1 | 0 | 0 | 1 | 0 |  | $\mathrm{m}_{3}$ |  |  |  |  |  | m) $\rightarrow$ A |  | 1/1 |
| Load B from R Port Register | LBR m | 1 | 0 | 0 | 1 | 0 |  | $\mathrm{m}_{3}$ | 3 m |  |  |  |  | m) $\cdot \mathrm{B}$ |  | 1/1 |
| Load R Port Register from A | LRA m | 1 | 0 | 1 | 1 | 0 |  | $\mathrm{m}_{3}$ | 3 |  |  |  |  | $\cdots \mathrm{R}(\mathrm{m})$ |  | 1/1 |
| Load R Port Register from B | LRB m | 1 | 0 | 1 | 1 | 0 |  | $\mathrm{m}_{3}$ | 3 | 2 |  |  |  | - $R(\mathrm{~m})$ |  | 1/1 |
| Pattern Generation | P p | 0 | 1 | 1 | 0 | 1 |  | $\mathrm{p}_{3}$ | 3 | 2 |  |  |  |  |  | 1/2 |

Table 32. Control Instructions

| Operation | Mnemonic | Operation Code |  | Function | Words/ <br> Cycles |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| No Operation | NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $1 / 1$ |  |  |  |  |  |  |  |  |  |  |  |
| Start Serial | STS | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |

Table 33. Opcode Map

$\square$ - 1-word/2-cycle Instruction
 Instruction

RAM Direct Address Instruction (2-word/2-cycle)

2-word/2-cycle Instruction

## Absolute Maximum Ratings

| Item | Symbol | Value | Unit | Note |
| :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $V_{C C}$ | -0.3 to +7.0 | V |  |
| Terminal Voltage | $V_{T}$ | -0.3 to $V_{C C}+0.3$ | V | 3 |
|  |  | $\mathrm{V}_{\mathrm{CC}}-45$ to $\mathrm{V}_{\mathrm{CC}}+0.3$ | $\checkmark$ | 4 |
| Total Allowance of Input Current | $\Sigma \mathrm{lo}$ | 50 | mA | 5 |
| Maximum Input Current | 10 | 15 | $m A$ | 7, 8 |
| Maximum Output Current | $-10$ | 4 | mA | 9, 10 |
|  |  | 6 | mA | 9,11 |
|  |  | 30 | mA | 9, 12 |
| Total Allowance of Output Current | $-\Sigma l_{0}$ | 150 | mA | 6 |
| Operating Temperature | Topr | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

Notes: 1. Permanent damage may occur if Absolute Maximum Ratings are exceeded. Normal operation should be under the conditions of Electrical Characteristics. If these conditions are exceeded, it may cause a malfunction or affect the reliability of LSI.
2. All voltages are with respect to GND.
3. Standard pins.
4. High-voltage pins.
5. Total allowance of input current is the total sum of input current which flows in from all $1 / 0$ pins to GND simultaneously.
6. Total allowance of output current is the total sum of the output current which flows out from $\mathrm{V}_{\mathrm{Cc}}$ to all I/O pins simultaneously.
7. Maximum input current is the maximum amount of input current from each I/O pin to GND.
8. $D_{0}-D_{3}$ and $R 3-R 8$
9. Maximum output current is the maximum amount of output current from $\mathrm{V}_{\mathrm{cc}}$ to each $\mathrm{I} / \mathrm{O}$ pin.
10. $D_{0}-D_{3}$ and $R 3-R 8$
11. RO-R2.
12. $D_{4}-D_{15}$.

## Electrical Characteristics

## DC Characteristics

$\left(\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}\right.$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$,
HMCS408C: $\mathrm{V}_{\mathrm{CC}}=3.5 \mathrm{~V}$ to 6 V ,
HMCS408CL: $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ to 6 V ,
HMCS408AC: $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 6 V )

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $V_{\text {IH }}$ | $\begin{aligned} & \text { RESET, } \overline{\text { SCK }} \\ & \mathrm{R}_{2} / \mathrm{INT}_{0}, \\ & \mathrm{R}_{3} / \mathrm{INT}_{1} \end{aligned}$ | 0.8 VCC |  | $v_{c c}+0.3$ | V |  |  |
|  |  | SI | $0.7 \mathrm{~V}_{\mathrm{CC}}$ |  | $v_{c c}+0.3$ | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | $\mathrm{V}_{C C}-0.5$ |  | $v_{C C}+0.3$ | V | HMCS408C/AC |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}-0.3$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | HMCS408CL |  |
| Input Low Voltage | $V_{\text {IL }}$ | $\begin{aligned} & \text { RESET, } \overline{\text { SCK }} \\ & \mathrm{RB}_{2} / \mathrm{INT}_{0}, \\ & \mathrm{R}_{3} / \mathrm{INT}_{1} \end{aligned}$ | $-0.3$ |  | 0.2 VCC | V |  |  |
|  |  | SI | $-0.3$ |  | 0.3 V CC | v |  |  |
|  |  | $\mathrm{OSC}_{1}$ | $-0.3$ |  | 0.5 | V | HMCS408C/AC |  |
|  |  |  | -0.3 |  | 0.3 | V | HMCS408CL |  |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \overline{S C K}, \\ & \text { SO } \end{aligned}$ | $\mathrm{V}_{C C}-1.0$ |  |  | V | HMCS408C/AC; $-\mathrm{I}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ |  |
|  |  |  | $V_{C C}-0.5$ |  |  | v | HM்CS408C/AC; <br> $-\mathrm{I}_{\mathrm{OH}}=0.5 \mathrm{~mA}$ <br> HMCS408CL; $-\mathrm{I}_{\mathrm{OH}}=0.3 \mathrm{~mA}$ |  |
| Output Low Voltage | $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & \overline{\mathrm{SCK}}, \\ & \text { SO } \end{aligned}$ |  |  | 0.4 | V | HMCS408C/AC; $\mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ HMCS408CL; $\mathrm{IOL}_{\mathrm{OL}}=0.4 \mathrm{~mA}$ |  |
| Input/Output Leakage Current | 11 ⿺ | $\begin{aligned} & \mathrm{RESET}, \overline{\mathrm{SCK}} \\ & \mathrm{R3}_{2} / \mathrm{INT}_{0}, \\ & \mathrm{R3}_{3} / \mathrm{INT}_{1}, \\ & \mathrm{SI}, \mathrm{SO}_{1} \\ & \mathrm{OSC}_{1} \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | 1 |
| Current Dissipation in Active Mode | ICC | V cc |  |  | 2.3 | mA | $\begin{aligned} & \text { HMCS408C; } \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz} \div 8, \text { or } \\ & f_{\mathrm{osc}}=2 \mathrm{MHz} \div 4 \end{aligned}$ |  |
|  |  |  |  |  | 1.1 | mA | $\begin{aligned} & \text { HMCS408CL; } \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz} \div 16, \text { or } \\ & \mathrm{f}_{\mathrm{osc}}=2 \mathrm{MHz} \div 8 \end{aligned}$ |  |
|  |  |  |  |  | 4.5 | mA | $\begin{aligned} & \mathrm{HMCS} 408 \mathrm{AC} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz}, \div 4 \end{aligned}$ |  |

## HITACHI

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current <br> Dissipation in Standby Mode | $\mathrm{I}_{\text {SBY }}$ | $\mathrm{V}_{\mathrm{CC}}$ |  |  | 1.2 | mA | $\begin{aligned} & \text { HMCS408C; } \mathrm{VCC}_{\mathrm{CC}}=5 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz}, \div 8, \text { or } \\ & \mathrm{f}_{\mathrm{osc}}=2 \mathrm{MHz}, \div 4 \end{aligned}$ | 3,5 |
|  |  |  |  |  | 0.5 | mA | $\begin{aligned} & \text { HMCS408CL; } \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz} \div 16, \text { or } \\ & \mathrm{f}_{\mathrm{osc}}=2 \mathrm{MHz} \div 8 \end{aligned}$ | 3,5 |
|  |  |  |  |  | 1.7 | mA | $\begin{aligned} & \mathrm{HMCS} 408 \mathrm{AC} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz}, \div 4 \end{aligned}$ | 3,5 |
| Current <br> Dissipation in Stop Mode | $I_{\text {stop }}$ | V cc |  |  | 10 | $\mu \mathrm{A}$ | HMCS408C/AC; <br> $\mathrm{V}_{\text {in }}(\overline{\mathrm{TEST}})=\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}$ to <br> $V_{C C} ; V_{C C}, V_{\text {in }}($ RESET $)=$ <br> 0 V to 0.3 V <br> HMCS408CL; <br> $\mathrm{V}_{\text {in }}(\overline{\mathrm{TEST}})=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ to <br> $V_{c c} ; V_{c C}, V_{\text {in }}($ RESET $)=$ <br> 0 V to 0.2 V | 4 |
| Stop Mode Retain Voltage | $V_{\text {stod }}$ | V CC | 2 |  |  | V |  |  |

Notes: 1. Excluding pull-up MOS current and output buffer current.
2. The MCU is in the reset state. Input/output current does not flow.

- MCU in reset state, operation mode
- RESET, TEST: Vcc
- $\mathrm{D}_{0}-\mathrm{D}_{3}, ~ R 3-R 9: \mathrm{V}_{\mathrm{cc}}$
- D4-D ${ }_{15}$, RO-R2, RA $A_{0}, R A_{1}: V_{\text {disp }}$

3. The timer/counter operates with the fastest clock. Input/output current does not flow.

- MCU in standby mode
- Input/output in reset state
- Serial interface: Stop
- RESET: GND
- TEST: V
- $\mathrm{D}_{0}-\mathrm{D}_{3}$, R3-R9: V cc
- $\mathrm{D}_{4}-\mathrm{D}_{15}, \mathrm{RO}_{2} \mathrm{R} 2, \mathrm{RA}_{0}, \mathrm{RA}_{1}$ : $\mathrm{V}_{\text {disp }}$

4. Excluding pull-down MOS current.
5. When $f_{\text {osc }}=x \mathrm{MHz}$, estimate the current dissipation as follows: HMCS408C/AC; Max value @ $\mathrm{xMHz}=x / 4 \times(\max$ value @ 4 MHz ) HMCS408CL; Max value @ $\mathrm{xMHz}=x / 2 \times(\max$ value @ 2 MHz )

## Input/Output Characteristics for Standard Pin

(GND $=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$,
HMCS408C: $\mathrm{V}_{\mathrm{Cc}}=3.5 \mathrm{~V}$ to 6 V ,
HMCS408CL: $\mathrm{V}_{\mathrm{Cc}}=2.5 \mathrm{~V}$ to 6 V ,
HMCS408AC: $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 6 V )

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & D_{0}-D_{3}, \\ & R 3-R 5, \\ & \text { R9 } \end{aligned}$ | 0.7 V CC |  | $V_{C C}+0.3$ | V |  |  |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \text { R3-R5, } \\ & \text { R9 } \end{aligned}$ | $-0.3$ |  | $0.3 \mathrm{~V}_{c c}$ | V |  |  |
| Output High Voltage | VOH | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3-\mathrm{R} 8 \end{aligned}$ | $V_{C C}-1.0$ |  |  | v | HMCS408C/AC; <br> $-\mathrm{I}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ | 1 |
|  |  | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3-\mathrm{R} 8 \end{aligned}$ | $V_{C C}-0.5$ |  |  | V | HMCS408C/AC; <br> $-\mathrm{I}_{\mathrm{OH}}=0.5 \mathrm{~mA}$ <br> HMCS408CL; $-\mathrm{I}_{\mathrm{OH}}=0.3 \mathrm{~mA}$ | 1 |
| Output Low Voltage | VoL | $\begin{aligned} & D_{0}-D_{3} \\ & \text { R3-R8 } \end{aligned}$ |  |  | 0.4 | V | $\begin{aligned} & \mathrm{HMCS408C} / \mathrm{AC} ; \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA} \\ & \mathrm{HMCS408CL} ; \mathrm{I}_{\mathrm{OH}}=0.4 \mathrm{~mA} \end{aligned}$ |  |
| Input/Output Leakage Current | 1 ll | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3} \\ & \mathrm{R} 3-\mathrm{R} 9 \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{Cc}}$ | 2 |
| Pull-Up MOS Current | $-I_{p}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3} \\ & \mathrm{R} 3-\mathrm{R} 9 \end{aligned}$ | 30 | 60 | 150 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{in}}=0 \mathrm{~V}$ | 3 |
|  |  | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3} \\ & \mathrm{R} 3-\mathrm{R} 9 \end{aligned}$ | 3 | 15 | 50 | $\mu \mathrm{A}$ | HMCS408CL only; $V_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{in}}=0 \mathrm{~V}$ | 3 |

Notes: 1. Applied to I/O pins with CMOS output selected by mask option.
2. Pull-up MOS current and output buffer current are excluded.
3. Applied to $1 / O$ pins with pull-up MOS selected by mask option.

## HMCS408C/HMCS408CL/HMCS408AC

## Input/Output Characteristics for High Voltage Pin

(GND $=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$,
HMCS408C: $\mathrm{V}_{\mathrm{CC}}=3.5 \mathrm{~V}$ to 6 V ,
HMCS408CL: $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ to 6 V ,
HMCS408AC: $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 6 V )

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High <br> Voltage | $\mathrm{V}_{1 H}$ | $\begin{aligned} & D_{4}-D_{15} \\ & R 1, R 2, \\ & R A_{0}, R A_{1} \end{aligned}$ | $0.7 \mathrm{~V}_{\mathrm{CC}}$ |  | $V_{C C}+0.3$ | V |  |  |
| Input Low Voltage | $V_{\text {IL }}$ | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{15}, \\ & \mathrm{R}_{1}, \mathrm{R} 2, \\ & \mathrm{RA}_{0}, \mathrm{RA}_{1} \end{aligned}$ | $V_{C C}-40$ |  | $0.3 V_{C C}$ | V |  |  |
| Output High Voltage | V OH | $\mathrm{D}_{4}-\mathrm{D}_{15}$ | $V_{C C}-3.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=15 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 20 \%$ |  |
|  |  |  | $V_{C C}-2.0$ |  |  | V | $-I_{O H}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 20 \%$ |  |
|  |  |  | $V_{C C}-1.0$ |  |  | V | HMCS408C/AC; <br> $-\mathrm{I}_{\mathrm{OH}}=4 \mathrm{~mA}$ <br> HMCS408CL; $-\mathrm{I}_{\mathrm{OH}}=2.5 \mathrm{~mA}$ |  |
|  |  | RO-R2 | $V_{C C}-3.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=3 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 20 \%$ |  |
|  |  |  | $V_{C C}-2.0$ |  |  | V | $-I_{O H}=2 \mathrm{~mA}, \mathrm{~V}_{C C}=5 \mathrm{~V} \pm 20 \%$ |  |
|  |  |  | $V_{C C}-1.0$ |  |  | V | HMCS408C/AC; <br> $-\mathrm{I}_{\mathrm{OH}}=0.8 \mathrm{~mA}$ <br> HMCS408CL; $-\mathrm{I}_{\mathrm{OH}}=0.5 \mathrm{~mA}$ |  |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{15}, \\ & \mathrm{RO}-\mathrm{R} 2 \end{aligned}$ |  |  | $V_{C C}-37$ | V | $V_{\text {disp }}=V_{C C}-40 \mathrm{~V}$ | 1 |
|  |  | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{15}, \\ & \text { RO-R2 } \end{aligned}$ |  |  | $V_{C C}-37$ | V | $150 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ | 2 |
| Input/Output <br> Leakage <br> Current | 111 | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{15}, \\ & \mathrm{RO}^{\prime}-\mathrm{R} 2, \\ & \mathrm{RA}_{0}, \mathrm{RA}_{1} \end{aligned}$ |  |  | 20 | $\mu \mathrm{A}$ | $V_{\text {in }}=V_{C C}-40 \mathrm{~V}$ to $V_{C C}$ | 3 |
| Pull-Down MOS Current | $I_{d}$ | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{15} \\ & \mathrm{RO}_{1} \mathrm{R} 2, \\ & \mathrm{RA}_{0}, \mathrm{RA}_{1} \end{aligned}$ | 125 | 250 | 600 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {disp }}=V_{C C}-35 \mathrm{~V} \\ & V_{\text {in }}=V_{C C} \end{aligned}$ | 4 |

Notes: 1. Applied to I/O pins with pull-down MOS selected by mask option.
2. Applied to I/O pins without pull-down MOS (PMOS open drain) selected by mask option.
3. Pull-down MOS current and output buffer current are excluded.
4. Applied to I/O pins with pull-down MOS selected by mask option.

## AC Characteristics

(GND $=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$,
HMCS408C: $\mathrm{V}_{\mathrm{CC}}=3.5 \mathrm{~V}$ to 6 V ,
HMCS408CL: $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ to 6 V ,
HMCS408AC: $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 6 V )

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillation Frequency | $\mathrm{f}_{\text {osc }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ | 0.4 | 4 | 4.5 | MHz | HMCS408C; divide by 8 |  |
|  |  |  | 0.2 | 2 | 2.25 | MHz | HMCS408C; divide by 4 |  |
|  |  |  | 0.8 | 4 | 4.5 | MHz | HMCS408CL; divide by 16 |  |
|  |  |  | 0.4 | 2 | 2.25 | MHz | HMCS408CL; divide by 8 |  |
|  |  |  | 0.4 | 4 | 4.5 | MHz | HMCS408AC; divide by 4 |  |
|  |  |  | 0.4 | 8 | 9 | MHz | HMCS408AC; divide by 8 |  |
| Instruction Cycle Time | $\mathrm{t}_{\text {cyc }}$ |  | 1.78 | 2 | 20 | $\mu \mathrm{S}$ | HMCS408C |  |
|  |  |  | 3.55 | 4 | 20 | $\mu \mathrm{S}$ | HMCS408CL |  |
|  |  |  | 0.89 | 1 | 20 | $\mu \mathrm{s}$ | HMCS408AC |  |
| Oscillator Stabilization Time | $\mathrm{t}_{\mathrm{RC}}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  |  | 20 | ms | HMCS408C/AC | 1 |
|  |  |  |  |  | 60 | ms | HMCS408CL | 1 |
| External Clock High, Low Level Width | $t_{\mathrm{CPH}}$, ${ }^{\text {tcPL }}$ | $\mathrm{OSC}_{1}$ | 92 |  |  | ns | HMCS408C; divide by 8 HMCS408CL; divide by 16 HMCS408AC; divide by 4 | 2 |
|  |  |  | 203 |  |  | ns | HMCS408C; divide by 4 HMCS408CL; divide by 8 | 2 |
|  |  |  | 41 |  |  | ns | HMCS408AC; divide by 8 |  |

(continued)

## AC Characteristics (Cont)

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| External Clock Rise Time | ${ }_{\text {t }}^{\text {cPr }}$ | $\mathrm{OSC}_{1}$ |  |  | 20 | ns |  | 2 |
| External Clock Fall Time | ${ }_{\text {t }}^{\text {CPf }}$ | $\mathrm{OSC}_{1}$ |  |  | 20 | ns |  | 2 |
| $\overline{\mathrm{INT}}_{0}$ High Level Width | $\mathrm{t}_{\mathrm{OH}}$ | $\overline{\mathrm{INT}}_{0}$ | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 3 |
| $\overline{\text { INT }}$ O Low Level Width | tiol | $\overline{\mathrm{INT}}_{0}$ | 2 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 3 |
| $\overline{\text { INT }}_{1}$ High Level Width | $\mathrm{t}_{11 \mathrm{H}}$ | $\mathrm{INT}_{1}$ | 2 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 3 |
| $\overline{\text { INT }}_{1}$ Low Level Width | $t_{11}$ | $\overline{\mathrm{INT}}_{1}$ | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 3 |
| RESET High Level Width | $\mathrm{t}_{\text {RSTH }}$ | RESET | 2 |  |  | $\mathrm{t}_{\text {cye }}$ |  | 4 |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ | All pins |  |  | 15 | pF | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{in}}=0 \mathrm{~V} \end{aligned}$ |  |
| RESET Fall Time | $t_{\text {RSTf }}$ |  |  |  | 20 | ms | HMCS408C/AC | 4 |
|  |  |  |  |  | 15 | ms | HMCS408CL | 4 |

Notes: 1. Oscillator stabilization time is the time until the oscillator stabilizes after $V_{c c}$ reaches its minimum allowable voltage (HMCS408C:3.5 V, HMCS408CL; 2.5V, HMCS408AC; 4.5 V ) after power-on, or after RESET goes high. At power-on or STOP mode release, RESET must be kept high for at least $\mathrm{t}_{\mathrm{Rc}}$. Since $\mathrm{t}_{\mathrm{RC}}$ depends on the crystal or ceramic filter's circuit constant and stray capacitance, please get the manufacturer's advice when designing the RESET circuit.
2. See figure 25 .
3. See figure 26.
4. See figure 27.

## Serial Interface Timing Characteristics

## AT Transfer Clock Output

```
(GND \(=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\),
HMCS408C: \(\mathrm{V}_{\mathrm{CC}}=3.5 \mathrm{~V}\) to 6 V ,
HMCS408CL: \(\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}\) to 6 V ,
HMCS408AC: \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\) to 6 V )
```

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer Clock Cycle Time | ${ }_{\text {tscyc }}$ | $\overline{\text { SCK }}$ | 1 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 1.2 |
| Transfer Clock High, Low Level Width | $\begin{aligned} & \text { tsCKH } \\ & \text { tsCKL } \end{aligned}$ | $\overline{\text { SCK }}$ | 0.5 |  |  | $\mathrm{t}_{\text {scyc }}$ |  | 1.2 |
| Transfer Clock Rise, Fall Time | ${ }_{\text {tSCKr }}$ | $\overline{\text { SCK }}$ |  |  | 100 | ns | HMCS408C/AC | 1.2 |
|  | $\mathrm{tsCKf}^{\text {f }}$ |  |  |  | 300 | ns | HMCS408CL | 1.2 |
| Serial Output Data Delay time | $t_{\text {DSO }}$ | So |  |  | 300 | ns | HMCS408C | 1.2 |
|  |  |  |  |  | 600 | ns | HMCS408CL | 1.2 |
|  |  |  |  |  | 250 | ns | HMCS408AC | 1.2 |
| Serial Input Data Set-up Time | tssi | SI | 500 |  |  | ns | HMCS408C | 1 |
|  |  |  | 1000 |  |  | ns | HMCS408CL | 1 |
|  |  |  | 300 |  |  | ns | HMCS408AC | 1 |
| Serial Input Data Hold Time | ${ }_{\text {thSI }}$ | SI | 150 |  |  | ns | HMCS408C/AC | 1 |
|  |  |  | 500 |  |  | ns | - HMCS408CL | 1 |

## AT Transfer Clock Input

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer Clock Cycle Time | ${ }_{\text {tscyc }}$ | $\overline{\text { SCK }}$ | 1 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 1 |
| Transfer Clock High, Low Level Width | tsCKH tsckl | $\overline{\text { SCK }}$ | 0.5 |  |  | $\mathrm{t}_{\text {scyc }}$ |  | 1 |
| Transfer Clock Rise, Fall Time | ${ }^{\text {tSCKr }}$ | $\overline{\text { SCK }}$ |  |  | 100 | ns | HMCS408C/AC | 1 |
|  | ${ }_{\text {tsckf }}$ |  |  |  | 300 | ns | HMCS408CL | 1 |
| Serial Output Data Delay Time | toso | So |  |  | 300 | ns | HMCS408C | 1.2 |
|  |  |  |  |  | 600 | ns | HMCS408CL | 1.2 |
|  |  |  |  |  | 250 | ns | HMCS408AC | 1.2 |
| Serial Input Data Set-up Time | tssi | SI | 500 |  |  | ns | HMCS408C | 1 |
|  |  |  | 1000 |  |  | ns | HMCS408CL | 1 |
|  |  |  | 300 |  |  | ns | HMCS408AC | 1 |
| Serial Input Data Hold Time | ${ }^{\text {tHSI }}$ | SI | 150 |  |  | ns | HMCS $408 \mathrm{C} /$ AC | 1 |
|  |  |  | 500 |  |  | ns | HMCS408CL | 1 |

Notes: 1. See figure 28.
2. See figure 29.


Figure 25. Oscillator Timing


Figure 26. Interrupt Timing


Figure 27. Reset Timing


* $\mathrm{V}_{\mathrm{cc}}-2.0 \mathrm{~V}$ and 0.8 V are the threshold voltage for transfer clock output. 0.8 V cc and $0.2 \mathrm{~V}_{\mathrm{cc}}$ are the threshold voltage for transfer clock input.

Figure 28. Timing Diagram of Serial Interface


Figure 29. Timing Load Circuit


| 5 V Operation | $: \square$ HMCS408C |
| :--- | :--- |
| 3V Operation | $: \square$ HMCS408CL |
| High Speed Operation | $: \square$ HMCS408AC |

* Please enter check marks in $\square$
( $\quad, \mathrm{x}, \checkmark$ ).

| Date of Order |  |
| :--- | :--- |
| Customer |  |
| Dept. |  |
| Name |  |
| ROM Code Name |  |
| LSI Type Number <br> (Hitachi's entry) |  |

(1) I/O Option

Please enter 0 in applicable item for $1 / O$ option selection. A; Without Pu! up n!os (n!nos Open Drain!
C; CMOS (not be used as input)
D; Without Pull-down MOS (PMOS Open Drain) E; With Pull-down MOS
Note (t/O options masked by [] are not available.)

(2) $R A_{1} / V_{\text {disp }}$

| $\mathrm{RA}_{1} / \mathrm{V}_{\text {disp }}$ |
| :--- |
| $\square$ RA $_{1}$ : Without Pull-down MOS (D) |
| $\square \mathrm{V}_{\text {disp }}$ |

* Please enter check marks ( $\square, X, \checkmark$ ) in applicable item.
(3) Package

| Package |  |
| :--- | :--- |
| $\square$ | DP-64S (shrink package) |
| $\square$ | FP-64 |
| $\square$ | FP-64A |

* Please enter check marks ( $\quad, \mathrm{X}, \checkmark$ ) in applicable item.

Note) $R A_{1} / V_{\text {disp }}$ has to be selected as $V_{\text {disp }}$ pin exept the case that all high pins are option $D$.
(4) Divider (DIV)

| Products divider | HMCS 408 C | HMCS 408 CL | HMCS 408 AC |
| :---: | :---: | :---: | :---: |
| 16 |  | $\square$ |  |
| 8 | $\square$ | 口 | ■ |
| 4 | $\square$ |  | $\square$ |

(5) ROM Code Media


| Check List of Application |
| :---: |

(A) Oscillator (CPG option)

| CPG <br> option | HMCS408C <br> (5V Operation) | $\square$HMCS408CL <br> (3V Operation) | HMCS408AC <br> (High Speed Operation) |
| :--- | :--- | :--- | :--- | :--- |
|  | $\square$ Ceramic Filter | $\square$ Ceramic Filter | $\square$ Ceramic Filter |
|  | $\square$ Crystal | $\square$ Crystal | $\square$ Crystal |
|  | $\square$ External Clock | $\square$ External Clock | $\square$ External Clock |

* Please enter check marks $(\square, X, \checkmark)$ in applicable item.


## Description

The HD4074008 is a ZTAT microcomputer incorporating 8 kwords of programmable ROM and 512 digits of RAM. It is a CMOS 4-bit singlechip HMCS400-series microcomputer providing the high programming productivity, highspeed operation, and low power dissipation.

## Features

- 8,192 words $\times 10$ bits programmable ROM (Programming spec is compatible with the 27256 type)
- 512 digits $\times 4$ bits RAM
- 58 I/O lines including 12 high current pins ( $15-\mathrm{mA}$ ), I/O pin circuit type; open drain
- Two on-chip timer/counters
- Clock synchronous 8-bit serial interface
- Five interrupt sources
-External 2
-Internal 3
- Subroutine stack: Up to 16 levels including interrupts
- Two low power dissipation mode -Standby mode
-Stop mode
- On-chip oscillator: Crystal or ceramic filter (Externally drivable)
- Minimum instruction cycle time $0.89 \mu \mathrm{~s}$
- Operation modes
-MCU mode
-PROM mode
- Package
-64-pin shrink type plastic DIP
-64-pin shrink type ceramic DIP with window
-64-pin flat plastic package


## Program Development Support Tools

- Cross assembler and simulator software for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PC
- Programming socket adapter for programming the EPROM-on-chip device


## Ordering Information

| Part No. | Clock Freq. (MHz) | Package |
| :--- | :--- | :--- |
| HD4074008S | 8 | $\frac{\text { DP-64S }}{}$ |
| HD4074008C |  | $\frac{\text { DC-64S }}{\text { HP-64 }}$ |
| HD4074008F |  | $\frac{\text { FP-64A }}{}$ |

## Pin Arrangement




## Pin Description

| Pin No. |  |  | MCU Mode |  | PROM Mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { DC-64S, } \\ & \text { DP-64S } \end{aligned}$ | FP-64 | FP-64A | Symbol | 1/0 | Symbol | 1/0 |
| 1 | 59 | 57 | $\mathrm{D}_{11}$ | 1/0 | $\mathrm{V}_{C C}$ |  |
| 2 | 60 | 58 | $\mathrm{D}_{12}$ | 1/0 |  |  |
| 3 | 61 | 59 | $\mathrm{D}_{13}$ | 1/0 |  |  |
| 4 | 62 | 60 | $\mathrm{D}_{14}$ | 1/0 |  |  |
| 5 | 63 | 61 | $\mathrm{D}_{15}$ | 1/O |  |  |
| 6 | 64 | 62 | $\mathrm{RO}_{0}$ | 0 | $\mathrm{A}_{1}$ | 1 |
| 7 | 1 | 63 | $\mathrm{RO}_{1}$ | 0 | $\mathrm{A}_{2}$ | 1 |
| 8 | 2 | 64 | $\mathrm{RO}_{2}$ | 0 | $\mathrm{A}_{3}$ | 1 |
| 9 | 3 | 1 | $\mathrm{RO}_{3}$ | 0 | $\mathrm{A}_{4}$ | 1 |
| 10 | 4 | 2 | R10 | 1/0 | $\mathrm{A}_{5}$ | 1 |
| 11 | 5 | 3 | R11 | 1/O | $\mathrm{A}_{6}$ | I |
| 12 | 6 | 4 | $\mathrm{R} 1_{2}$ | 1/O | $A_{7}$ | 1 |
| 13 | 7 | 5 | $\mathrm{R1}_{3}$ | 1/0 | $\mathrm{A}_{8}$ | 1 |
| 14 | 8 | 6 | R 20 | 1/0 | $A_{0}$ | 1 |
| 15 | 9 | 7 | R21 | 1/O | $A_{10}$ | 1 |
| 16 | 10 | 8 | $\mathrm{R} 22_{2}$ | 1/0 | $\mathrm{A}_{11}$ | 1 |
| 17 | 11 | 9 | $\mathrm{R}_{2}$ | 1/O | $\mathrm{A}_{12}$ | I |
| 18 | 12 | 10 | RA0 | 1 |  |  |
| 19 | 13 | 11 | $\mathrm{RA}_{1}$ | 1 |  |  |
| 20 | 14 | 12 | R30 | 1/0 | $\mathrm{A}_{13}$ | 1 |
| 21 | 15 | 13 | R3 ${ }_{1}$ | 1/O | $\mathrm{A}_{14}$ | 1 |
| 22 | 16 | 14 | $\mathrm{R3} 2 / / \overline{\mathrm{NT}_{0}}$ | 1/0 |  |  |
| 23 | 17 | 15 | $\mathrm{R3}_{3} / \overline{\mathrm{NT}}{ }_{1}$ | 1/0 |  |  |
| 24 | 18 | 16 | R50 | 1/0 |  |  |
| 25 | 19 | 17 | R51 | 1/0 |  |  |
| 26 | 20 | 18 | R52 | 1/0 |  |  |
| 27 | 21 | 19 | $\mathrm{R5}_{3}$ | 1/0 |  |  |
| 28 | 22 | 20 | R60 | 0 |  |  |
| 29 | 23 | 21 | R61 | 0 |  |  |
| 30 | 24 | 22 | R62 | 0 |  |  |
| 31 | 25 | 23 | R63 | 0 |  |  |
| 32 | 26 | 24 | $\mathrm{V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\mathrm{CC}}$ |  |


| Pin No. |  |  | MCU Mode |  | PROM Mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { DC-64S, } \\ & \text { DP-64S } \end{aligned}$ | FP-64 | FP-64A | Symbol | 1/0 | Symbol | 1/0 |
| 33 | 27 | 25 | R40/ $/ \overline{\text { SCK }}$ | 1/0 | $\mathrm{O}_{4}$ | 1/0 |
| 34 | 28 | 26 | R4 $1_{1}$ SI | 1/O | $\mathrm{O}_{5}$ | 1/0 |
| 35 | 29 | 27 | R42/SO | 1/O | $\mathrm{O}_{6}$ | 1/0 |
| 36 | 30 | 28 | R43 | 1/0 | $\mathrm{O}_{7}$ | 1/0 |
| 37 | 31 | 29 | R70 | 0 | $\overline{\mathrm{CE}}$ | 1 |
| 38 | 32 | 30 | R71 | 0 | $\overline{\mathrm{OE}}$ | 1 |
| 39 | 33 | 31 | R 72 | 0 |  |  |
| 40 | 34 | 32 | R73 | 0 |  |  |
| 41 | 35 | 33 | $\mathrm{R8} \mathrm{O}_{0}$ | 0 |  |  |
| 42 | 36 | 34 | R81 | 0 |  |  |
| 43 | 37 | 35 | $\mathrm{R8} 2$ | 0 |  |  |
| 44 | 38 | 36 | $\mathrm{R8} 3$ | 0 |  |  |
| 45 | 39 | 37 | R 90 | I | $V_{\text {PP }}$ |  |
| 46 | 40 | 38 | R91 | 1 | $\mathrm{A}_{9}$ | 1 |
| 47 | 41 | 39 | $\mathrm{R9} 2$ | 1 | $\overline{M_{0}}$ | 1 |
| 48 | 42 | 40 | $\mathrm{R9}_{3}$ | 1 | $\overline{\mathrm{M}_{1}}$ | 1 |
| 49 | 43 | 41 | RESET | 1 | RESET | 1 |
| 50 | 44 | 42 | TEST | 1 | TEST | 1 |
| 51 | 45 | 43 | $\mathrm{OSC}_{1}$ | 1 |  |  |
| 52 | 46 | 44 | $\mathrm{OSC}_{2}$ | 0 |  |  |
| 53 | 47 | 45 | GND |  | GND |  |
| 54 | 48 | 46 | $\mathrm{D}_{0}$ | 1/0 | $\mathrm{O}_{0}$ | 1/0 |
| 55 | 49 | 47 | $\mathrm{D}_{1}$ | 1/0 | $\mathrm{O}_{1}$ | 1/0 |
| 56 | 50 | 48 | $\mathrm{D}_{2}$ | 1/0 | $\mathrm{O}_{2}$ | 1/0 |
| 57 | 51 | 49 | $\mathrm{D}_{3}$ | 1/0 | $\mathrm{O}_{3}$ | 1/0 |
| 58 | 52 | 50 | $\mathrm{D}_{4}$ | 1/O |  |  |
| 59 | 53 | 51 | $\mathrm{D}_{5}$ | 1/0 |  |  |
| 60 | 54 | 52 | $\mathrm{D}_{6}$ | 1/O |  |  |
| 61 | 55 | 53 | $\mathrm{D}_{7}$ | 1/0 |  |  |
| 62 | 56 | 54 | $\mathrm{D}_{8}$ | 1/0 |  |  |
| 63 | 57 | 55 | $\mathrm{D}_{9}$ | 1/0 |  |  |
| 64 | 58 | 56 | $\mathrm{D}_{10}$ | 1/O | $\mathrm{V}_{\mathrm{Cc}}$ |  |

(Note) 1/O : Input/Output Pins
I: Input Pins
O: Output Pins

## Pin Function

## GND, Vcc (Power)

GND and $V_{C C}$ are the power supply pins for the MCU. Connect GND to the ground ( 0 V ) and apply the $\mathrm{V}_{\mathrm{CC}}$ power supply voltage to the $\mathrm{V}_{\mathrm{CC}}$ pin.

## TEST (Test)

$\overline{\text { TEST }}$ is for test purposes only. Connect it to $\mathrm{V}_{\mathrm{CC}}$.

## RESET (Reset)

RESET resets the MCU. For details, see Reset section.

## OSC $_{\mathbf{1}}$, OSC $_{2}$ (Oscillator Connections)

$\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ are the connected pins for the internal oscillator circuit. They can be connected to a crystal resonator, ceramic filter resonator, or external oscillator circuits.

## $\mathrm{D}_{\mathbf{0}}-\mathrm{D}_{15}$ (D Port)

The $D$ port is an input/output port addressed by one bit. These 16 pins are all input $D_{0}$ to $D_{3}$ are standard and $D_{4}$ to $D_{15}$ are large current standard pins. The circuit type for each pin can be selected using a mask option. For details, see Input/Output section.

## RO-RA (R Port)

R0-R9 are 4-bit I/O ports. RA is a 2-bit I/O port. R0, R6, R7, and R8 are output ports, R9 and RA are input ports, and R1 to R5 are I/O ports. All pins of port RO-RA are standard pins. The circuit type of $D_{4}-D_{15}$ and R0-R2 is PMOS open drain, and that of $D_{0}-D_{3}$ and R3$R 8$ is NMOS open drain. $R 3_{2}, R 3_{3}$ and $R 4_{0}, R 4_{1}$, $\mathrm{R} 4_{2}$ are multiplexed with $\overline{\mathrm{INT}_{0}}, \overline{\mathrm{INT}_{1}}, \overline{\mathrm{SCK}}, \mathrm{SI}$, and SO respectively. The $\mathrm{RA}_{1}$ pin should be used as $\mathrm{RA}_{1}$ since it is PMOS open drain (MOS without pull-down). For details, see Input/ Output section

## $\overline{\text { INT }}_{\mathbf{0}}, \overline{\text { INT }}_{1}$ (Interrupts)

$\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ are external interrupts for the $\mathrm{MCU} . \overline{\mathrm{INT}}_{1}$ can be used as an external event input pin for timer B . $\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ are multiplexed with $\mathrm{R} 3_{2}$ and $\mathrm{R} 3_{3}$ respectively. For details, see Interrupt section.

## SCK, SI, SO (Serial Interface)

The transfer ciock I/O pin ( $\overline{\mathrm{SCK}}$ ), seriai data input pin (SI), and serial data output pin (SO) are used for serial interface. SCK, SI, and SO are multiplexed with $R 4_{0}, R 4_{1}$, and $R 4_{2}$ respectively. For details, see Serial Interface section.

## $V_{\text {PP }}$ (Program Voltage)

$\mathrm{V}_{\mathrm{PP}}$ is the input for the program voltage (12.5 $\mathrm{V} \pm 0.3 \mathrm{~V}$ ) for programming the PROM.

## $\overline{\mathbf{C E}}$ (Chip Enable)

$\overline{\mathrm{CE}}$ is the input for programming and verifying internal PROM.

## $\overline{\mathbf{O E}}$ (Output Enable)

$\overline{\mathrm{OE}}$ is the input of data output control signal for verify.

## $\mathrm{A}_{\mathbf{0}}-\mathrm{A}_{14}$ (Address Bus)

$\mathrm{A}_{0}-\mathrm{A}_{14}$ are address input pins for internal PROM.

## $\mathrm{O}_{0}-\mathrm{O}_{7}$ (PROM Data Bus)

These are data bus for internal PROM.

## $\overline{\mathbf{M}}_{\mathbf{0}}, \overline{\mathbf{M}}_{\mathbf{1}}$ (Mode)

$\overline{\mathrm{M}}_{0}$ and $\overline{\mathrm{M}}_{1}$, set PROM mode. PROM mode is set when $\overline{\mathrm{M}}_{0}, \overline{\mathrm{M}}_{1}$, and TEST pins are low level and RESET pin high level.

## Functional Description

## ROM Memory Map

The MCU includes 8,192 words $\times 10$ bits of PROM. It is described in the following paragraphs and the PROM memory map (figure 1).

Vector Address Area (\$0000 to \$000F): Locations \$0000 through \$000F are reserved for JMPL instructions to branch to the starting address of the initialization program and of the interrupt service programs. After reset or interrupt routine is serviced, the program is executed from the vector address.

Zero-Page Subroutine Area (\$0000 to \$003F): Locations \$0000 through \$003F are reserved for subroutines. CAL instructions branch to subroutines.

Pattern Area ( $\mathbf{\$ 0 0 0 0}$ to \$0FFF): Locations $\$ 0000$ through \$0FFF are reserved for PROM data. $P$ instructions can refer to the PROM data as a pattern.

Program Area (\$0000 to \$1FFF): Locations from $\$ 0000$ to $\$ 1$ FFF can be used for program code.


Figure 1. PROM Memory Map

## RAM Memory Map

The MCU includes 512 digits of 4-bit RAM as the data and stack area. In addition to these areas, interrupt control bits and special function registers are also mapped on the RAM memory space. The RAM memory map (figure 2 ) is described in the following paragraphs.

Interrupt Control Bit Area (\$000 to \$003): The interrupt control bit area (figure 3) is used for interrupt controls. It is accessable only by a RAM bit manipulation instruction.

However, the interrupt request flag cannot be set by software. The RSP bit is used only to reset the stack pointer.

Special Function Registers Area (\$004 to S00B): The special function registers are the mode or data registers for the external interrupt, the serial interface, and the timer/ counter. These registers are classified into three types: write-only, read-only, and read/ write as shown in figure 2. These registers cannot be accessed by RAM bit manipulation instructions.


Figure 2. RAM Memory Map

Data Area (\$020 to \$1DF): 16 digits of $\$ 020$ through $\$ 02 F$ are called memory registers (MR) and are accessible by LAMR and XMRA instructions (figure 4).

Stack Area (\$3C0 to \$3FF): Locations \$3C0 through $\$ 3 F F$ are reserved for LIFO stacks to save the contents of the program counter (PC), status (ST), and carry (CA) when su-
broutine calls (CAL instruction, CALL instruction) and interrupts are serviced. This area can be used as a 16 nesting level stack in which one level requires 4 digits. Figure 4 shows the save condition. The program counter is restored by RTN and RTNI instructions. Status and carry are restored only by the RTNI instruction. This area, when not used for a stack, is available as a data area.

| 0 | bit 3 | bit 2 | bit 1 | bit 0 | \$000 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { IMO } \\ (\mathrm{IM} \text { of } \overline{\mathrm{INT}}) \end{gathered}$ | $\begin{aligned} & \text { IFO } \\ & \text { (IF of } \overline{\mathrm{TNT}}_{0} \text { ) } \end{aligned}$ | $\begin{gathered} \text { RSP } \\ \text { (Reset SP Bit) } \end{gathered}$ | $\begin{gathered} \text { I/E } \\ \text { (Interrupt Enable Flag) } \end{gathered}$ |  |
| 1 | IMTA <br> (IM of TIMER A) | $\begin{gathered} \text { IFTA } \\ \text { (IF of TIMER A) } \end{gathered}$ | $\begin{gathered} \mathrm{IM} 1 \\ (\mathrm{IM} \text { of } \overline{\mathrm{INT}}) \end{gathered}$ | $\begin{gathered} \text { IF1 } \\ \text { (IF of } \overline{\mathrm{INT}_{1}} \text { ) } \end{gathered}$ | \$001 |
| 2 | Not Usead | Not U'sed | IMTB <br> (IM of TIMER B) | $\begin{gathered} \text { IFTB } \\ \text { (IF of TIMER B) } \end{gathered}$ | \$002 |
| 3 | Not Used | Not Used | $\begin{gathered} \text { IMS } \\ \text { (IM of SERIAL) } \end{gathered}$ | $\begin{gathered} \text { IFS } \\ \text { (IF of SERIAL) } \end{gathered}$ | \$003 |
| IF: <br> IM: <br> I/E: <br> SP: | Interrupt Request Flag Interrupt Mask Interrupt Enable Flag Stack Pointer |  |  |  |  |
| Note: | Each bit in the interrupt control bits area is set by the SEM/SEMD instruction, is reset by the REM/REMD instruction, and is tested by the TM/TMD instruction. It is not affected by other instructions. Furthermore the interrupt request flag is not affected by the SEM/SEMD instruction. <br> The contents of status becomes invalid when a "Not Used" bit is tested. |  |  |  |  |

Figure 3. Configuration of Interrupt Control Bit Area


Figure 4. Configuration of Memory Register, Stack Area and Stack Position

## Registers and Flags

The MCU has nine registers and two flags for the CPU operations (figure 5).

Accumulator (A), B Register (B): The 4-bit accumulator and B register hold the results from the arithmetic logic unit (ALU), and transfer data to/from memories, $\mathrm{I} / \mathrm{O}$, and other registers.

W Register (W), X Register (X), Y Register (Y): The 2-bit $W$ register, and the 4 -bit $X$ and Y registers indirectly address RAM. The Y register is also used for $D$ port addressing.

SPX Register (SPX), SPY Register (SPY): The 4 -bit registers SPX and SPY are used to assist X and Y registers respectively.

Carry (CA): The carry (CA) stores the overflow from ALU generated by an arithmetic operation. It is also affected by SEC, REC, ROTL, and ROTR instructions.

During interrupt servicing, carry is pushed onto the stack. It is restored by a RTNI instruction, but not by a RTN instruction.

Status (ST): The status (ST) holds the ALU overflow, ALU non-zero, and the results of bit test instruction for the arithmetic or compare instructions. It is a branch condition of the BR , BRL, CAL, or CALL instructions. The value for the status remains unchanged until the next arithmetic, compare, or bit test instruction is executed. Status becomes 1 after a BR, BRL, CAL, or CALL instruction whether it is executed or skipped. During interrupt servicing, status is pushed onto the stack. It is restored back from the stack by a RTNI instruction, but not by a RTN instruction.

Program Counter (PC): The program counter is a 14 -bit binary counter which controls the sequence in which the instructions stored in ROM are executed.

Stack Pointer (SP): The stack pointer (SP) is used to point to the address of the next stack area (up to 16 levels).

The stack pointer is initialized to RAM address $\$ 3 F F$. It is decremented by 4 when data is pushed onto the stack, and incremented by 4 when data is restored from it. The stack can only be used up to 16 levels


Figure 5. Registers and Flags
deep because the high four bits of the stack pointer are fixed at 1111.

The stack pointer is initialized to $\$ 3 F F$ by either MCU reset or the RSP bit, reset by a REM/REMD instruction.

## Interrupt

Five interrupt sources are available on the MCU: external requests (INTo, $\mathrm{INT}_{1}$ ), timer/ counter (timer A, timer B), and serial port (serial). For each source, an interrupt request flag (IF), interrupt mask (IM), and interrupt vector addresses control and maintain the interrupt request. The interrupt enable flag (IE) also controls interrupt operations.

Interrupt Control Bits and Interrupt Service: The interrupt control bits are mapped on $\$ 000$ through $\$ 003$ of the RAM space. They are accessable by RAM bit manipulation instructions. (The interrupt request flag (IF) cannot be set by software.) The interrupt enable flag (IE) and IF are cleared 0 , and the interrupt mask (IM) is set to 1 at initialization by MCU reset.

Figure 6 is a block diagram of the interrupt control circuit. Table 1 shows the interrupt priority and vector addresses, and table 2 shows the interrupt conditions corresponding to each interrupt source.


Figure 6. Interrupt Control Circuit Block Diagram

An interrupt request is generated when the IF is set to 1 and IM is 0 . If the IE is 1 at this time, the interrupt will be activated and vector addresses will be generated from the priority PLA corresponding to the interrupt sources.

Figure 7 shows the interrupt service
sequence, and figure 8 shows the interrupt service flowchart. If an interrupt is requested, the instruction being executed finishes in the first cycle. The IE is reset in the second cycle. In the second and third cycles, the carry, status and program counter are pushed onto the stack. In the third cycle, the instruction is re-executed after jumping to the vector

Table 1. Vector Addresses and Interrupt Priority

| Reset, Interrupt | Priority | Vector addresses |
| :--- | :--- | :--- |
| RESET | - | $\$ 0000$ |
| $\overline{\mathrm{NT}}_{0}$ | 1 | $\$ 0002$ |
| $\overline{\mathrm{NT}}_{1}$ | 2 | $\$ 0004$ |
| Timer A | 3 | $\$ 0006$ |
| Timer B | 4 | $\$ 0008$ |
| SERIAL | 5 | $\$ 000 \mathrm{C}$ |

Table 2. Conditions of Interrupt Service

| Interrupt Control Bit | $\mathrm{INT}_{0}$ | $\mathrm{INT}_{1}$ | Timer A | TimerB | SERIAL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| I/E | 1 | 1 | 1 | 1 | 1 |
| IFO. $\overline{\mathrm{IMO}}$ | 1 | 0 | 0 | 0 | 0 |
| $\mathrm{FF} 1 \cdot \overline{\mathrm{IM} 1}$ | * | 1 | 0 | 0 | 0 |
| IFTA. $\overline{\text { MTA }}$ | * | * | 1 | 0 | 0 |
| IFTB. $\overline{\text { MTB }}$ | * | * | * | 1 | 0 |
| IFS.IMS | * | * | * | * | 1 |

Table 3. Interrupt Enable Flag

| Interrupt Enable Flag | Interrupt Enable/Disable |
| :--- | :--- |
| 0 | Disable |
| 1 | Enable |

Table 4. External Interrupt Request Flag

External Interrupt Request Flags Interrupt Requests

| 0 | No |
| :--- | :--- |
| $\mathbf{1}$ | Yes |

Table 5. External Interrupt Mask

| External Interrupt Masks | Interrupt Requests |
| :--- | :--- |
| 0 | Enable |
| 1 | Disable (masks) |

address.
In each vector address, program JMPL instruction to branch to the starting address of the interrupt service program. The IF which caused the interrupt service must be reset by software in the interrupt service program.

Interrupt Enable Flag (I/E: \$000 bit 0): The interrupt enable flag enables/disables interrupt requests as shown in table 3. It is reset by interrupt servicing and set by the RTNI instruction.

External Interrupts ( $\overline{I N T}_{0}, \overline{\text { INT }}_{1}$ ): The external interrupt request inputs ( $\mathrm{INT}_{0}, \mathrm{INT}_{1}$ ) can be selected by the port mode register (PMR: \$004). Setting bit 3 and bit 2 of PMR
causes $\mathrm{R3}_{3} / \overline{\mathrm{INT}}_{1}$ pin and $\mathrm{R}_{2} / \overline{\mathrm{INT}}_{0}$ pin to be used as $\overline{\mathrm{INT}}_{1}$ pin and $\overline{\mathrm{INT}}_{0}$ pin respectively.

The external interrupt request flags (IF0, IF1) are set at the falling edge of $\overline{\mathrm{INT}}_{0}$ and $\mathrm{INT}_{1}$ inputs. (Refer to table 4.)

The $\mathrm{INT}_{1}$ input can be used as a clock signal input to timer B. Then, timer B counts up at each falling edge of the $\overline{\mathrm{INT}}_{1}$ input. When using $\overline{\mathrm{INT}}_{1}$ as timer B external event input, external interrupt mask (IM1) has to be set so that the interrupt request by $\mathrm{INT}_{1}$ will not be accepted. (Refer to table 5.)

External Interrupt Request Flags (IFO: \$000 bit 2, IF1: \$001 bit 0): The external interrupt request flags (IF0, IF1) are set at the falling edge of the $\overline{\mathrm{INT}}_{0}$, and $\overline{\mathrm{INT}}_{1}$ inputs

Table 6. Port Mode Register


Figure 7. Interrupt Servicing Sequence


Figure 8. Interrupt Servicing Flowchart
respectively.
External Interrupt Masks (IMO: \$000 bit 3, IM1: \$001 bit 1): The external interrupt masks mask the external interrupt requests.

Port Mode Register (PMR: S004): The port mode register is a 4-bit write-only register which controls the $\mathrm{R}_{2} / \overline{\mathrm{INT}}_{0}$ pin, $\mathrm{R}_{3} / \mathrm{INT}_{1}$ pin, $R 4_{1} /$ SI pin, and $R 4_{2} /$ SO pin as shown in table 6. The port mode register will be initialized to $\$ 0$ by MCU reset. These pins are therefore initially used as ports.

## Serial Interface

The serial interface is used to transmit/ receive 8 -bit data serially. It consists of the serial data register, the serial mode register, the octal counter, and the multiplexer as illustrated in figure 9. Pin R40/SCK and the transfer clock signal are controlled by the serial mode register. The contents of the serial data register can be úvititien into or read out by software. The data in the serial data register can be shifted synchronously with the transfer clock signal.

STS instruction is used to initiate serial interface operations and to reset the octal counter to $\$ 0$. The counter starts to count at the falling edge of the transfer clock ( $\overline{\mathrm{SCK}}$ ) signal and increments by one at the rising edge of SCK. When the octal counter is reset to \$0 after eight transfer clock signals, or when a transmit/receive operation is discontinued by resetting the octal counter, the serial interrupt request flag will be set.

Serial Mode Register (SMR: \$005): The 4bit write-only serial mode register controls the $\mathrm{R} 40 / \overline{\mathrm{SCK}}$, prescaler divide ratio, and transfer clock source as shown in table 7.

The write signal to the serial mode register controls the operating state of the serial interface.

The write signal to the serial mode register stops the serial data register and octal counter from accepting transfer clock, and it also resets the octal counter to $\$ 0$ simultaneously. Therefore, when the serial interface is in the transfer state, the write signal causes
the serial mode register to cease the data transfer and to set the serial interrupt request flag.

Contents of the serial mode register will be changed on the second instruction cycle after the serial mode register has been written to. Therefore, it will be necessary to execute the STS instruction after the data in the serial mode register has been changed completely. The serial mode register will be reset to $\$ 0$ by MCU reset.

Serial Data Register (SRL: S006, SRU: S007): The 8-bit read/write serial data register consists of a low-order digit (SRL: \$006) and a high-order digit (SRU: \$007).

The data in the serial data register will be output from the SO pin, from LSB to MSB, synchronously with the falling edge of the transfer clock signal. At the same time, external data will be input from the SI pin to ine serial data register, $\bar{M} \bar{S} \bar{B}$ first, synchronously with the rising edge of the transfer clock. Figure 10 shows the I/O timing chart for the transfer clock signal and the data.

The read/write operations of the serial data register should be performed after the completion of data transmit/receive. Otherwise the data may not be guaranteed.

Serial Interrupt Request Flag (IFS: \$003 bit 0): The serial interrupt request flag will be set when the octal counter counts eight transfer clock signals, or when data transfer is discontinued by resetting the octal counter. Refer to table 8.

Serial Interrupt Mask (IMS : \$003 bit 1): The serial interrupt masks the interrupt request. Refer to table 9.

## Selection and Change of the Operation

 Mode: Table 10 shows the serial interface operation modes which are determined by a combination of the value in the port mode register and that in the serial mode register.Initialize the serial interface by a write signal to the serial mode register, when the operation mode is changed.

| Table 7. | Serial Mode Register |
| :--- | :---: |
| SMR3 | R40 $/ \overline{\mathbf{S C K}}$ |
| 0 | Used as $R 40$ port input/output pin |
| 1 | Used as $\overline{S C K}$ input/output pin |

## Transfer Clock

|  |  | Transfer Clock |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SMR 2 | SMR 1 | SMR 0 | R4o/SCK Port | Clock Source | Prescaler <br> Divide Ratio | System Clock <br> Divide Ratio |  |
| 0 | 0 | 0 | $\overline{\text { SCK Output }}$ | Prescaler | $\div 2048$ | $\div 4096$ |  |
| 0 | 0 | 1 | $\overline{\text { SCK Output }}$ | Prescaler | $\div$ | 512 | $\div 1024$ |
| 0 | 1 | 0 | $\overline{\text { SCK Output }}$ | Prescaler | $\div$ | 128 | $\div$ |
| 0 | 1 | 1 | $\overline{\text { SCK Output }}$ | Prescaler | $\div$ | 32 | $\div$ |
| 1 | 0 | 0 | $\overline{\text { SCK Output }}$ | Prescaler | $\div$ | 8 | $\div$ |
| 1 | 0 | 1 | $\overline{\text { SCK Output }}$ | Prescaler | $\div$ | 2 | $\div$ |
| 1 | 1 | 0 | $\overline{\text { SCK Output }}$ | System Clock | - | 4 |  |
| 1 | 1 | 1 | $\overline{\text { SCK } \text { Input }}$ | External Clock | - |  | $\div$ |



Figure 9. Serial Interface Block Diagram

Operating State of Serial Interface: The serial interface has three operating states, the STS waiting state, SCK waiting state, and transfer state, as shown in figure 11.

The STS waiting state is the initialization state of the serial interface internal state. The serial interface enters this state in one of two ways: either by changing the operation mode through a change in the data in the port mode register, or by writing data into the serial mode register. In this state, the serial interface does not operate even if the transfer clock is applied. If an STS instruction is executed, the serial interface shifts to SCK waiting state.

In this state the falling edge of the first trans-
fer clock causes the serial interface shift to transfer state. While the octal counter countsup and the serial data register shifts simultaneously. As an exception, if the clock continuous output mode is selected, the serial interface stays in SCK waiting state while the transfer clock outputs continuously.

The octal counter becomes 000 again after 8 transfer clocks or by execution of an STS instruction, so that serial interface returns to SCK waiting state, and the serial interrupt request flag is set simultaneously.

When the internal transfer clock is selected, the transfer clock output triggered by the execution of an STS instruction, and it stops after 8 clocks.

Table 8. Serial Interrupt Request Flag

| Serial Interrupt Request Flag | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Table 9. Serial Interrupt Mask

| Serial Interrupt Mask | Interrupt Request |
| :--- | :--- |
| 0 | Enable |
| 1 | Disable (mask) |

Table 10. Serial Interface Operation Mode

| SMR3 | PMR1 | PMR2 | Serial Interface Operating Mode |
| :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | Clock Continuous Output Mode |
| 1 | 0 | 1 | Transmit Mode |
| 1 | 1 | 0 | Receive Mode |
| 1 | 1 | 1 | Transmit/Receive Mode |



Figure 10. Serial Interface I/O Timing Chart

Example of Transfer Clock Errors Detection: The serial interface functions abnormally when the transfer clock is disturbed by external noises. In this case, transfer clock error can be detected by the procedure shown in figure 12.

If more than 8 transfer clocks occur in the

SCK waiting state, the state of the serial interface shifts as follows: first, transfer state, second, SCK waiting state and third, transfer state again. The serial interrupt flag should be reset before entering into the STS state by writing data to SMR. This procudure causes the serial IRF to be set again.


Figure 11. Serial Interface Operation State


Figure 12. Example of Transfer Clock Error Detection

## Timer

The MCU contains a prescaler and two timer/ counters: (timer A, timer B). A block diagram is shown in figure 13. The prescaler is an 11-bit binary counter, timer $A$ an 8 -bit free-running timer/counter, and timer B an 8 -bit auto-reload timer/event counter.

Prescaler: The input to the prescaler is the system clock signal. The prescaler is initialized to $\$ 0000$ by MCU reset, and it starts to count up the system clock signal as soon as RESET input goes to logic 0 . The prescaler keeps counting up except in MCU reset and stop mode. The prescaler provides clock signals to timer A, timer B, and the serial interface. The prescaler divide ratio is selected by the timer mode register A (TMA), timer mode register $B$ (TMB), serial mode register (SMR).

Timer A Operation: After timer A is initialized to $\$ 00$ by MCU reset, it counts up at every clock input signal. When the next clock signal is applied after timer A becomes $\$ F F$, it will generate an overflow and become $\$ 00$. This overflow causes the timer A interrupt request flag (IFTA: \$001 bit 2) to go to 1. This
timer can function as an interval timer periodically generating overflow output at every 256 th clock signal input.

The clock input signals to timer $A$ are selected by the timer mode register A (TMA: \$008).

Timer B Operation: The timer mode register B (TMB: \$009) selects the auto-reload function, input clock source, and the prescaler divide ratio of timer $B$. When the external event input is used as an input clock signal to timer B, select $\mathrm{R}_{3} / \overline{\mathrm{INT}}_{1}$ as $\mathrm{INT}_{1}$ and set the external interrupt mask (IM1) to prevent an external interrupt request from occurring.

Timer $B$ is initialized according to the data written into the timer load register by software. Timer B counts up at every clock input signal. When the next clock signal is applied to timer $B$ after it is set to \$FF. it will generate an overflow output. In this case, if the autoreload function is selected timer B is initialized according to the value of the timer load register. If it is not selected, timer $B$ goes to $\$ 00$. The timer B interrupt request flag (IFTB:


Figure 13. Timer/counter Block Diagram
$\$ 002$ bit 0 ) will be set at this overflow output.
Timer Mode Register A (TMA: \$008): The timer mode register $A$ is a 3 -bit write-only register. The TMA controls the prescaler divide ratio of timer A clock input, as shown in table 11. The timer mode register $A$ is initialized to $\$ 0$ by MCU reset.

Timer Mode Register B (TMB: \$009): The timer mode register $B$ (TMB) is a 4 -bit writeonly register which selection the auto-reload function, the prescaier divide ratio, and the source of the clock input signal, as shown in table 12. The timer mode register $B$ is initialized to $\$ 0$ by MCU reset.

The operation mode of timer B changes at the second instruction cycle after the timer mode register $B$ is written to. Initialization of timer $B$ by writing data into the timer load register should be performed after the contents of

TMB are changed. Configuration and function of timer mode register $B$ is shown in figure 14.

Timer $B$ (TCBL: \$00A, TCBU: \$00B, TLRL: SOOA, TLRU: \$00B): Timer B consists of an 8bit write-only timer load register, and an 8-bit read-only timer/event counter. Each of them has a low-order digit (TCBL: \$00A, TLRL: \$00A) and a high-order digit (TCBU: \$00B, TLRU: \$00B). (Refer to figure 2.)

The timer/event counter can be initialized by writing data into the timer load register. In this case, write the low-order digit first, and then the high-order digit. The timer/event counter is initialized when the high-order digit is written. The timer load register is initialized to $\$ 00$ by the MCU reset.

The counter value of timer B can be obtained by reading the timer/event counter. In this case, read the high-order digit first, and then

PMR:\$004


TAMA:\$006


TMB: $\$ 009$


Timer A input clock selection

Fiure 14. Mode Register Configuration and Function
the low-order digit. The count value of the low-order digit is latched at the time when the high-order digit is read.

Timer A Interrupt Request Flag (IFTA : \$001 bit 2): The timer A interrupt request flag is set by the overflow output of timer A (table 13).

Timer A Interrupt Mask (IMTA: \$001 bit 3): The timer A interrupt mask prevents an interrupt request from being generated by the timer A interrupt request flag (table 14).

Timer B Interrupt Request Flag (IFTB: $\$ 002$ bit 0): The timer $B$ interrupt request flag is set by the overflow output of timer B (table 15).

Table 13. Timer A Interrupt Request Flag

| Timer A Interrupt <br> Request Flag | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Table 14. Timer A Interrupt Mask

| Timer A Interrupt Mask | Interrupt Request |
| :--- | :--- |
| 0 | Enable |
| 1 | Disable (Mask) |

Table 15. Timer B Interrupt Request Flag

Timer B Interrupt
Request Flag Interrupt Request

| 0 | No |
| :--- | :--- |
| 1 | Yes |

Table 16. Timer B Interrupt Mask
Timer B Interrupt Mask Interrupt Request

| 0 | Enable |
| :--- | :--- |
| 1 | Disable (Mask) |

Timer B Interrupt Mask (IMTB: \$002 bit 1): The timer $B$ interrupt mask prevents an interrupt request from being generated by timer B Interrupt request flag (table 16).

## Input/Output

The MCU has 58 I/O pins including 12 high current standard pins ( 15 mA ). If I/O pin is used as input pin, output data should be in the state shown in table 18.

D Port: The D port is an I/O port which has 16 discrete I/O pins, each of which can be addressed independently. It can be set/reset through SED/RED and SEDD/REDD instructions, and can be tested through TD and TDD instructions. See table 17 for I/O pin circuit types.

R Ports: The eleven $R$ ports in the HD4074008 are composed of 20 I/O pins, 16 output-only pins, and 6 input-only pins. Data is input through LAR and LBR instructions and output through LRA and LRB instruc-
tions. The MCU will not be affected by writing into the input-only and/or non-existing ports, while invalid data will be read by reading from the output-only and/or non-existing ports.

The $R 3_{2}, R 3_{3}, R 4_{0}, R 4_{1}$ and $R 4_{2}$ pins are multiplexed with the $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}, \mathrm{SCK}, \mathrm{SI}$ and SO pins respectively. See table 17 for I/O pin circuit types.

How to Deal with Unused I/O Pins: If the I/O pins not used in the user system are in floating state, the LSI may malfunction because of noise. Electric potential of the I/O pins should be fixed as follows to prevent the malfunction.

For PMOS open drain output pins, connect the pin to the $V_{C C}$ on the printed circuit of the user system.

For NMOS open drain output pins, connect the pin to GND on the printed circuit of the user system. Input pins should be connected

Table 17. I/O Pin Circuit Types

|  |  | MOS Without Pull-Up (NMOS Open Drain) | Pins | MOS Without Pull-Up (NMOS Open Drain) | Pins |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | I/O Pins |  | $\begin{aligned} & D_{0}-D_{3} \\ & R 3_{0}-R 3_{3} \\ & R 4_{0}-R 4_{3} \\ & R 5_{0}-R 5_{3} \end{aligned}$ |  | $\overline{\mathrm{SCK}}($ Note 2$)$ Output mode |
|  | Output Pins |  | $\begin{aligned} & R 6_{0}-R 6_{3} \\ & R 7_{0}-R 7_{3} \\ & R 8_{0}-R 8_{3} \end{aligned}$ |  | SO |
|  | Input Pins | O-Input data | $\mathrm{R9} 0-\mathrm{R} 9_{3}$ | Input data | $\frac{\overline{\mathrm{NT}}{ }_{0}}{\overline{\mathrm{NT}} \mathrm{T}_{1}}$ <br> SI <br> $\overline{S C K}(N o t e 2)$ Input mode |

Notes : 1. In stop mode $\overline{H L T}$ is 0 and $\overline{\text { HLT }}$ is 1 . Then I/O Pin is in high-impedance state.
2. In serial interface interrupt, $\overline{\text { SCK }}$ pin is input pin if external clock input mode is selected.
to $\mathrm{V}_{\mathrm{CC}}$ on the printed circuit of the user system.
$\mathrm{R} 4_{0} / \overline{\mathrm{SCK}}$ and $\mathrm{R} 4_{2} / \mathrm{SO}$ should be set to $\mathrm{R} 4_{0}$ and $R 4_{2}$ by serial mode register and port mode register, respectively.

## Reset

Bringing the RESET pin high resets the MCU. At power-on, or when cancelling stop mode, the reset must satisfy $t_{\text {RC }}$ for the oscillator to stabilize. In all other cases, at least two instructions cycles are required for the MCU to be reset.

Table 19 shows the parts to be initialized by MCU reset, and the status of each.


Note: In stop mode, $\overline{\mathrm{HLT}}$ is 0 . Then I/O pins are in high-impedance state.
Table 18. Data Input from Input/Output Common Pins

| I/O Pin Circuit Type |  | Input Possible | Input Pin State |
| :--- | :--- | :--- | :--- |
| Standard Pins (I) | CMOS | No | - |
|  | MOS without pull-up <br> (NMOS open drain) | Yes | 1 |
| Standard Pins (II) | MOS without pull-down <br> (PMOS open drain) | Yes | 0 |

Table 19. Initial Value at MCU Reset

| Items |  |  | Initial Value at MCU Reset | Contents |
| :---: | :---: | :---: | :---: | :---: |
| Program Counter (PC) |  |  | \$0000 | Execute program from the top of ROM address |
| Status (ST) |  |  | 1 | Enable to branch with conditional branch instructions |
| Stack Pointer (SP) |  |  | \$3FF | Stack level is 0 |
| I/O Pin Output Register | Standard Pin (I) | $\begin{aligned} & \text { NMOS Open Drain } \\ & \binom{\text { MOS Without }}{\text { Pull-Up }} \end{aligned}$ | 1 | Enable input |
|  | Standard Pin <br> (II) | $\begin{aligned} & \text { PMOS Open Drain } \\ & \binom{\text { MOS Without }}{\text { Pull-Down }} \end{aligned}$ | 0 | Enable input |


| Interrupt Flag | Interrupt Enable Flag (I/E) | 0 | Inhibit all interrupts |
| :--- | :--- | :--- | :--- |
|  | Interrupt Request Flag (IF) | 0 | No interrupt request |
|  | Interrupt Mask (IM) | 1 | Mask interrupt request |
| Mode Register Port Mode Register (PMR) | 0000 | See port mode register. |  |
|  | Serial Mode Register (SMR) | 0000 | See serial mode register. |
|  | Timer Mode Register A (TMA) | 000 | See timer mode register $A$. |
|  | Timer Mode Register B (TMB) | 0000 | See timer mode register B. |
| Timer/Counter, Prescaler | $\$ 000$ | - |  |
| Serial interface | Timer/Counter A (TCA) | $\$ 00$ | - |
|  | Timer/Event Counter B (TCB) | $\$ 00$ | - |
|  | Timer Load Register (TLR) | $\$ 00$ | - |

Note: MCU reset affects the rest of registers as follows:

| Item |  | After recovering from STOP <br> mode by MCU reset | After MCU reset except for <br> the left condition |  |
| :--- | :--- | :--- | :--- | :--- |
| Carry | (CA) | The contents of the items before | The contents of the items before <br> Accumulator | (A) | | MCU reset are not retained. |
| :--- |
| It is necessary to initialize them by |
| software again. | | MCU reset are not retained. |
| :--- |
| It is necessary to initialize them by |
| software again. |

## Internal Oscillator Circuit

Figure 15 outlines the internal oscillator circuit. Crystal oscillator or ceramic filter oscil-
lator can be selected as the oscillator type. Refer to table 20 to select the type. In addition, see figure 16 for layout of the crystal or ceramic filter.


Figure 15. Internal Oscillator Circuit


Figure 16. Layout of Crystal and Ceramic Filter

Table 20. Examples of Oscillator Circuits

|  | Circuit Configuration | Circuit Constants |
| :---: | :---: | :---: |
| External Clock Operation | Oscillator |  |
| Ceramic Filter Oscillator |  | Ceramic filter CSA8.00MT (Murata) <br> $R_{f}: 1 \mathrm{M} \Omega \pm 20 \%$ <br> $\mathrm{C}_{1}: 30 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%$ |
| Crystal Oscillator |  | $\begin{aligned} & R_{f}: 1 \mathrm{M} \Omega \pm 20 \% \\ & C_{1}: 10-22 \mathrm{pF} \pm 20 \% \\ & \mathrm{C}_{2}: 10-22 \mathrm{pF} \pm 20 \% \end{aligned}$ <br> Crystal: equivalent to circuit shown $\mathrm{C}_{0}: 7 \mathrm{pF}$ max. <br> $\mathrm{R}_{\mathrm{S}}: 100 \Omega$ max. <br> f: $\quad 1.0-9 \mathrm{MHz}$ |

Notes: 1. Since the circuit constant changes according to the crystal and ceramic filter resonator and stray capacitance of the board, please consult with the engineers of crystal or ceramic filter maker to determine the circuit parameter.
2. Wiring among $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$, and elements should be as short as possible, and never cross other wiring. Refer to figure 16.

## Operating Modes

## Low Power Dissipation Mode

The MCU has two low power dissipation modes, standby mode and stop mode (table 21). Figure 17 is a mode transition diagram for these modes.

Standby Mode: Executing an SBY instruction puts the MCU into standby mode. In
standby mode, the oscillator circuit is active and interrupts, timer/counter and serial interface working. On the other hand, the CPU stops since the clock related to the instruction execution stops. Registers, RAM, and I/O pins retain the states they were in just before the MCU went into standby mode.

Table 21. Low Power Dissipation Mode Function

|  |  | Condition |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low Power <br> Dissipation <br> Mode | Instruction | Oscillator Circuit | Instruction Execution | Register, Flag | Interrupt Function | RAM | Input/ <br> Output Pin | Timer/ <br> Counter, <br> Serial <br> Interface | Recovery Method |
| Standby mode | SBY <br> instruction | Active | Stop | Retained | Active | Retained | Retained ${ }^{2}$ | Active | RESET <br> input, <br> interrupt <br> request |
| Stop mode | STOP <br> instruction | Stop | Stop | RESET ${ }^{1}$ | Stop | Retained | High impedance | Stop | RESET <br> input |

Notes: 1. The MCU recovers from STOP mode by RESET input. Refer to table 19 for the contents of the flags and registers.
2. As an $I / O$ circuit is active, an $I / O$ current may flow, depending on the state of $I / O$ pin in standby mode. This is the additional current to the current dissipation in standby mode.


Figure 17. MCU Operation Mode Transition

Standby mode may be cancelled by inputting RESET or by asserting an interrupt request. In the former case the MCU is reset. If the interrupt enable flag is 1 when an interrupt request asserted, the interrupt is executed, while if it is 0 , the interrupt request is put on hold and normal instruction execution continues. In the later case, the MCU becomes active and executes the next instruction following the SBY instruction.

Figure 16 shovis the flowinait of the standby mode.

Stop Mode: Executing a STOP instruction brings the MCU into stop mode, in which the oscillator circuit and every function of the MCU stop.

Stop mode may be cancelled by resetting the MCU. At this time, as shown in figure 19, reset input must be applied for at least $t_{\text {RC }}$ for oscillation to stabilize. (Refer to AC Characteristics table.) After stop mode is cancelled, RAM retains the state it was in just before the MCU went into stop mode, but the accumulator, B register, W register, X/SPX registers,


Figure 18. MCU Operating Flowchart in Standby Mode

## HITACHI

Y/SPY registers, carry, and serial data register may not retain their contents.


Figure 19. Timing Chart of Recovering from Stop Mode

## Programmable ROM Operation

The HD4074008's on-chip PROM is programmed in PROM mode (figures 20, 21 and 22). PROM mode is set by bringing TEST, $\overline{\mathrm{M}_{0}}$, and $\overline{\mathrm{M}}_{1}$ low, and RESET high as shown in figure 21. In PROM mode, the MCU does not operate. It can be programmed like a standard 27256 EPROM using a standard PROM programmer and a 64-to-28-pin socket adapter. Table 23 lists recommended PROM programmers and socket adapters.

Since an instruction of the HMCS400 series consists of 10 bits, the HMCS400 series microcomputer incorporate conversion circuit to use a general perpose PROM programmer. By this circuit, an instruction is read or programmed using 2 addresses, lower 5 bits and upper 5 bits as shown in figure 22. For example, if 8 kwords of on-chip PROM are programmed by a general purpose PROM programmer, 16 kbytes of addresses (\$0000$\$ 3 F F F$ ) should be specified.

## Programming And Verification

The HD4074008 can be high-speed programmed without causing voltage stress or affecting data reliability.

Table 22 shows how programming and verification modes are selected.

Figure 23 is a programming flowchart, and figure 33 is a timing chart. For precautions on PROM programming, refer to ZTAT MCU OnChip PROM Characteristics and Precautions for Applications.

## Erasing

The PROMs in ceramic window packages can be erased by ultraviolet light. All erased bits become 1s.

Erasing conditions are : ultraviolet (UV) light with wavelength $2537 \AA$ with a minimum irradiation of $15 \mathrm{~W} \cdot \mathrm{sec} / \mathrm{cm}^{2}$. These conditions are satisfied by exposing the LSİ to a $\overline{1} \overline{2}, 000 \overline{0}$ $\mu \mathrm{W} / \mathrm{cm}^{2} \mathrm{UV}$ source for $15-20$ minutes, at a distance of 1 inch.

## Precautions

1. Addresses $\$ 0000$ to $\$ 3 F F F$ should be specfied if the PROM is programmed by a PROM programmer. If addresses of $\$ 4000$ or higher are accessed, the PROM may not be programmed or verified. Note that the plastic package type cannot be erased and reprogrammed. Data in unused addresses should be set to \$FF. (Ceramic window packages can be erased and reprogrammed by ultraviolet light.)
2. Be careful that the PROM programmer, socket adapter and LSI match. Using the wrong programmer of socket adapter may cause an overvoltage and damage the LSI. Make sure that the LSI is firmly fixed in the socket adapter, and that the socket adapter is firmly fixed in the programmer.
3. The PROM should be programmed with $\mathrm{V}_{\mathrm{PP}}=12.5 \mathrm{~V}$. Other PROMs use 21 V . If 21 V is applied to the HD4074008, the LSI may be permanently damaged. 12.5 V is Intel's 27256 VPP.

Table 22. PROM Mode Selection

|  | Pini |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Mode | $\overline{\mathbf{C E}}$ | $\overline{\mathbf{O E}}$ | $\mathbf{V}_{\text {PP }}$ |  |
| Programming | low | High | VPP | Data input |
| Verify | High | Low | V $_{\text {PP }}$ | Data output |
| Programming <br> inhibited | High | High | $V_{P P}$ | High <br> impedance |

Table 23. PROM Programmers and Socket Adapters

| PROM Pro |  | Socke |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Maker | Type Name | Maker | Type Name | Package |
| DATA 1/O | $\begin{aligned} & 22 B \\ & 29 B \end{aligned}$ | Hitachi | HS408ESS 11 H | $\begin{aligned} & \text { DP-64S } \\ & \text { DC-64S } \end{aligned}$ |
|  |  |  | HS408ESF01H | FP-64 |
|  |  |  | HS408ESF03H | FP-64A |
| AVAL Corp | $\begin{aligned} & \text { PKW-1000 } \\ & \text { PKW-7000 } \end{aligned}$ | Hitachi | HS408ESS21H | $\begin{aligned} & \text { DP-64S } \\ & \text { DC-64S } \end{aligned}$ |
|  |  |  | HS408ESF01H | FP-64 |
|  |  |  | HS408ESF03H | FP-64A |


(FP-64)

(FP-64A)
(Top View)
G: GND ( $\mathrm{V}_{\text {ss }}$ level) Nomark: open

Figure 20. PROM Mode Pin Arrangement


Figure 21. PROM Mode Function Diagram


Figure 22. PROM Mode Memory Map


Figure 23. High Speed Programming Flowchart

## Addressing Modes

## RAM Addressing Mode

As shown in figure 24, the MCU has three RAM addressing modes: register indirect addressing, direct addressing, and memory register addressing.

Register Indirect Addressing: The W register, X register, and Y register contents (10 bits) are used as the RAM address.

Direct Addressing: A direct addressing instruction consists of two words, with the word (10 bits) following the opcode used as the RAM address.

Memory Register Addressing: The memory register ( 16 digits from $\$ 020$ to $\$ 02 \mathrm{~F}$ ) is accessed by executing the LAMR and XMRA instructions.

## ROM Addressing Mode and P Instructions

The MCU has four kinds of ROM addressing modes, as shown in figure 25.

Direct Addressing Mode: The program can branch to any address in the ROM memory space by executing a JMPL, BRL or CALL instruction. These instructions replace the 14 program counter bits ( $\mathrm{PC}_{13}$ to $\mathrm{PC}_{0}$ ) with the 14-bit immediate data.

Current Page Addressing Mode: The ROM memory space is divided into pages, with 256 words in each page. Page zero begins at address $\$ 0000$. By executing a BR instruction, the program can branch to an address in the current page. This instruction replaces the low-order eight bits of the program counter ( $\mathrm{PC}_{13}$ to $\mathrm{PC}_{0}$ ) with the 8 -bit immediate data.

When $B R$ is on page boundary $(256 n+255)$ (figure 26), executing a BR instruction transfers the PC contents to the next page according to the hardware architecture. Consequently, the program branches to the next page when the $B R$ is used on a page boundary. The HMCS400 series cross macro assembler has an automatic paging facility for ROM pages.

Zero Page Addressing Mode: By executing a CAL instruction, the program can branch to the zero page subroutine area, which is located at $\$ 0000-\$ 003 F$. When a CAL instruction is executed, 6-bits of immediate data are placed in the low-order six bits of the program counter ( $\mathrm{PC}_{5}$ to $\mathrm{PC}_{0}$ ) and 0 s are placed in the high-order eight bits $\left(\mathrm{PC}_{13}\right.$ to $\mathrm{PC}_{6}$ ).

Table Data Addressing: By executing a TBR instruction, the program can branch to the address determined by the contents of the 4-bit immediate data, accumulator, and B register.

P Instruction: ROM data addressed by table data addressing can be referred to by a $P$ instruction (figure 27). When bit 8 in the referred ROM data is 1,8 bits of ROM data are written into the accumulator and B register. When bit 9 is 1,8 bits of ROM data are written into the R1 and R2 port output register. When both bits 8 and 9 are 1, ROM data are written into the accumulator and B register and also to the R1 and R2 port output register at the same time.

The P instruction has no effect on the program counter.


Register Indirect Addressing


Direct Addressing


Memory Register Addressing

Figure 24. RAM Addressing Mode
(JMPL)
(BRL)


Direct Addressing


Current Page Addressing


Zero Page Addressing


Table Data Addressing

Figure 25. ROM Addressing Mode


Figure 26. The Branch Destination by BR Instruction on the Boundary between Pages


Figure 27. P Instruction

## HITACHI

## Instruction Set

The HD4074008 provides 101 instructions which are classified into 10 groups as follows;

1. Immediate instruction
2. Register-to-register instruction
3. RAM address instruction
4. RAM register instruction
5. Arithmetic instruction
6. Compare instruction
7. RAM bit manipulation instruction
8. ROM address instruction
9. Input/output instruction
10. Control instruction

Tables 24-33 list their functions, and table 34 is an opcode map.

Table 24. Immediate Instructions

| Operation | Mnemonic | Operation Code |  | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Immediate | LAl i | 100 | $011 i_{3} i_{2} i_{1}$ io | $i \rightarrow A$ |  | 1/1 |
| Load B from Immediate | LBI ${ }^{\text {i }}$ | 100 | $0000 i_{3} i_{2} i_{1}$ io | $i \rightarrow B$ |  | 1/1 |
| Load Memory from Immediate | LMID i,d | $\begin{array}{ccc} 0 & 1 & 1 \\ d_{9} & d_{8} & d_{7} \\ d \end{array}$ | 010 is in in io $d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \rightarrow M$ |  | 2/2 |
| Load Memory from Immediate, Increment $Y$ | LMIIY i | 101 | $0010 i_{3} i_{2} i_{1}$ io | $i \rightarrow M, Y+1 \rightarrow Y$ | NZ | 1/1 |

Table 25. Register-to-Register Instructions

| Operation | Mnemonic | Operation | Code |  | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from B | LAB | 0001 | 00 | 1000 | $B \rightarrow A$ |  | 1/1 |
| Load B from A | LBA | 00011 | 00 | 1000 | $A \rightarrow B$ |  | 1/1 |
| Load A from W | LAW | $\begin{array}{llll} 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 \end{array}$ | $\begin{array}{ll} 0 & 0 \\ 0 & 0 \end{array}$ | $\begin{array}{llll} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \end{array}$ | $W \rightarrow A$ |  | $\begin{aligned} & 2 / 2 \\ & \text { (Note) } \end{aligned}$ |
| Load A from $Y$ | LAY | 0010 | 10 | 11111 | $Y \rightarrow A$ |  | 1/1 |
| Load A from SPX | LASPX | 0001 | 10 | 1000 | $S P X \rightarrow A$ |  | 1/1 |
| Load A from SPY | LASPY | 0001 | 01 | 1000 | SPY $\rightarrow$ A |  | 1/1 |
| Load A from MR | LAMR m | 1001 | 11 | $m_{3} m_{2} m_{1} m_{0}$ | $M R(m) \rightarrow A$ |  | 1/1 |
| Exchange MR and $A$ | XMRA m | 1011 | 11 | $m_{3} m_{2} m_{1} m_{0}$ | MR(m) -A |  | 1/1 |

Note: An operand is provided for the second word of LAW and LWA instruction by assembler automatically.

Table 26. RAM Address Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load W from Immediate | LWI i | 00 | 01 | 1 | 1 | 1 | 0 | 0 | $i_{1}$ | io | $i \rightarrow W$ |  | 1/1 |
| Load X from Immediate | LXI i | 10 | 00 | 0 | 1 | 0 | $i_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | io | $i \rightarrow X$ |  | 1/1 |
| Load $Y$ from Immediate | LYI i | 10 | 00 | 0 | 0 | 1 | $i_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ | io | $i \rightarrow Y$ |  | 1/1 |
| Load W from A | LWA | $\begin{array}{ll} 0 & 1 \\ 0 & 0 \end{array}$ | $\begin{array}{ll} 1 & 0 \\ 0 & 0 \end{array}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | 0 | 0 | A $\rightarrow$ W |  | $2 / 2$ <br> (Note) |
| Load $X$ from $A$ | LXA | 00 | 01 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | $A \rightarrow X$ |  | 1/1 |
| Load $Y$ from $A$ | LYA | 00 | 01 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | $A-Y$ |  | 1/1 |
| Increment $Y$ | IY | 00 | 00 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | $Y+1 \rightarrow Y$ | NZ | 1/1 |
| Decrement $Y$ | DY | 00 | 01 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | $Y-1 \rightarrow Y$ | NB | 1/1 |
| Add $A$ to $Y$ | AYY | 00 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | $Y+A \rightarrow Y$ | OVF | 1/1 |
| Subtract A from $Y$ | SYY | 00 | 01 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | $Y-A \rightarrow Y$ | NB | $1 / 1$ |
| Exchange $X$ and SPX | XSPX | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | X-SPX |  | 1/1 |
| Exchange $Y$ and SPY | XSPY | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $Y \rightarrow$ SPY |  | 1/1 |
| Exchange $X$ and SPX, $Y$ and SPY | XSPXY | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | $X \mapsto S P X, Y$ - |  | 1/1 |

Note: An operand is provided for the second word of LAW and LWA instruction by the assembler automatically.

Table 27. RAM Register Instructions


Note: ( XY ) and ( X ) have the following meaning:
(1) The instructions with (XY) have 4 mnemonics and 4 object codes for each (example of LAM (XY) is given below).
The op-code X or Y is assembled as follows.

| Mnemonic | $\mathbf{y}$ | $\mathbf{x}$ | Function |
| :--- | :--- | :--- | :--- |
| LAM | 0 | 0 |  |
| LAMX | 0 | 1 | $\mathrm{X}-\mathrm{SPX}$ |
| LAMY | 1 | 0 | $\mathrm{Y} \mapsto \mathrm{SPY}$ |
| LAMXY | 1 | 1 | $\mathrm{X} \mapsto \mathrm{SPX}, \mathrm{Y} \mapsto \mathrm{SPY}$ |

(2) The instructions with ( $X$ ) have 2 mnemonics and 2 object codes for each (example of $\operatorname{LMAIY}(X)$ is given below).
The op-code $X$ is assembled as follows.

| Mnemonic | $\mathbf{x}$ | Function |
| :--- | :--- | :--- |
| LMAIY | 0 |  |
| LMAIYX | 1 | $X-$ SPX |

Table 28. Arithmetic Instructions


Note: $\cap$ : Logical AND
U : Logical OR
$\oplus$ : Exclusive OR

Table 29. Compare Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Immediate Not Equa! to Memory | INEM |  | $i \neq M$ | NZ | 1/1 |
| Immediate Not Equal to Memory | INEMD i,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \neq M$ | $N Z$ | 2/2 |
| A Not Equal to Memory | ANEM | 000000000001000 | $A \neq M$ | NZ | 1/1 |
| A Not Equal to Memory | AMEMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \neq M$ | NZ | 2/2 |
| B Not Equal to Memory | BNEM | 0000011000001000 | $B \neq M$ | $N Z$ | 1/1 |
| Y Not Equal to Immediate | YNEI i |  | $Y \neq i$ | NZ | 1/1 |
| Immediate Less or Equal to Memory | ILEM i |  | $i \leqq M$ | NB | 1/1 |
| Immediate Less or Equal to Memory | ILEMD i.d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \leq M$ | N® | 2/2 |
| A Less or Equal to Memory | ALEM | 0000000011001000 | $A \leqq M$ | NB | 1/1 |
| A Less or Equal to Memory | ALEMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \leqq M$ | NB | 2/2 |
| B Less or Equal to Memory | BLEM | $\begin{array}{llllllllll}0 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ | $B \leqq M$ | NB | 1/1 |
| A Less or Equal to Immediate | ALEI i |  | $A \leqq i$ | NB | 1/1 |

Table 30. RAM Bit Manipulation Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set Memory Bit | SEM $n$ |  | $1 \rightarrow M(n)$ |  | 1/1 |
| Set Memory Bit | SEMD n, d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $1 \rightarrow M(n)$ |  | 2/2 |
| Reset Memory Bit | REM $n$ | $0001100000100 n 10$ | $0 \rightarrow M(n)$ |  | 1/1 |
| Reset Memory Bit | REMD n, d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $0 \rightarrow M(n)$ |  | 2/2 |
| Test Memory Bit | TM n |  |  | $M(n)$ | 1/1 |
| Test Memory Bit | TMD n, d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | $M(n)$ | 2/2 |

Table 31. ROM Address Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Branch on Status 1 | BR b | $11 b_{7} b_{6} b_{5} b_{4} b_{3} b_{2} b_{1} b_{0}$ |  | 1 | 1/1 |
| Long Branch on Status 1 | BRL u | $\begin{array}{llllllll}0 & 1 & 0 & 1 & 1 & 1 & p_{3} & p_{2}\end{array} p_{1} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Long Jump Unconditionally | JMPL u | $\begin{array}{lllllll}0 & 1 & 0 & 1 & 0 & 1 & p_{3} p_{2} p_{1} p_{0}\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  |  | 2/2 |
| Subroutine Jump on Status 1 | CAL a |  |  | 1 | 1/2 |
| Long Subroutine Jump on Status 1 | CALL u | $\begin{array}{llllllll}0 & 1 & 0 & 1 & 1 & 0 & p_{3} & p_{2} \\ p_{1}\end{array} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Table Branch | TBR p |  |  |  | 1/1 |
| Return from Subroutine | RTN | 0000010000 |  |  | 1/3 |
| Return from Interrupt | RTNI | 000000100001 | $1 \rightarrow \mathrm{I} / \mathrm{E}$ <br> CA Restore | ST | 1/3 |

Table 32. Input/Output Instructions


## Table 33. Control Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  | Function | Status | Words/ Cycles <br> 1/1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No Operation | NOP | 0 | 0 | 00 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |
| Start Serial | STS | 0 | 1 | 01 | 0 | 0 | 1 | 0 | 0 | 0 |  |  | 1/1 |
| Standby Mode | SBY | 0 | 1 | 01 | 0 | 0 | 1 |  | 0 | 0 |  |  | 1/1 |
| Stop Mode | STOP | 0 | 1 | 01 | 0 | 0 | 1 |  | 0 |  |  |  | 1/1 |

Table 34. Opcode Map



## Absolute Maximum Ratings

| Item | Symbol | Value | Unit | Note |
| :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\text {cc }}$ | -0.3 to +7.0 | V |  |
| Programming Voltage | $V_{\text {PP }}$ | -0.3 to +14 | V | 3 |
| Terminal Voltage | $V_{T}$ | -0.3 to $V_{C C}+0.3$ | V | 4 |
| Total Allowance of Input Current | $\Sigma \mathrm{l}_{0}$ | 50 | mA | 5 |
| Maximum Input Current | lo | 15 | mA | 7, 8 |
| Maximum Output Current | $-10$ | 4 | mA | 9, 10 |
|  |  | 6 | mA | 9, 11 |
|  |  | 30 | mA | 9, 12 |
| Total Allowance of Output Current | $-\Sigma l_{0}$ | 150 | mA | 6 |
| Operating Temperature | $\mathrm{T}_{\text {opr }}$ | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

Notes: 1. Permanent damage may occur if Absolute Maximum Ratings are exceeded. Normal operation should be under the conditions of Electrical Characteristics. If these conditions are exceeded, it may cause a malfunction or affect the reliability of LSI.
2. All voltages are with respect to GND.
3. Applied to $\mathrm{R} 9_{0}\left(\mathrm{~V}_{\mathrm{PP}}\right)$
4. Standard pins.
5. Total allowance of input current is the total sum of input current which flows in from all $1 / \mathrm{O}$ pins to GND simultaneously.
6. Total allowance of output current is the total sum of the output current which flows out from $V_{C c}$ to all I/O pins simultaneously.
7. Maximum input current is the maximum amount of input current from each I/O pin to GND.
8. $D_{0}-D_{3}$ and $R 3-R 8$.
9. Maximum output current is the maximum amount of output current from $\mathrm{V}_{\mathrm{cc}}$ to each $\mathrm{I} / \mathrm{O}$ pin.
10. $D_{0}-D_{3}$ and $R 3-R 8$.
11. RO-R2.
12. $\mathrm{D}_{4}-\mathrm{D}_{15}$.

## Electrical Characteristics

DC Characteristics
( $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%$, GND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise notes.)

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\frac{\text { RESET }}{\overline{I N T}_{0}, \overline{\text { SCK }}}$ | 0.8 V CC |  | $v_{c c}+0.3$ | V |  |  |
|  |  | OSC $_{1}$ | $\mathrm{V}_{\mathrm{Cc}}-0.5$ |  | $v_{c c}+0.3$ | V |  |  |
|  |  | SI | $0.7 \mathrm{~V}_{\mathrm{Cc}}$ |  | $V_{C C}+0.3$ | V |  |  |
| Input Low Voltage | $V_{\text {IL }}$ | $\begin{aligned} & \frac{\text { RESET, }}{\mathrm{INT}_{0}}, \overline{\mathrm{SCK}_{1}} \\ & \end{aligned}$ | -0.3 |  | 0.2 VCC | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | $-0.3$ |  | 0.5 | V |  |  |
|  |  | SI | -0.3 |  | 0.3 V cc | V |  |  |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \overline{\mathrm{SCK}}, \\ & \mathrm{SO} \end{aligned}$ | $\mathrm{V}_{C C}-1.0$ |  |  | v | $-\mathrm{IOH}=1.0 \mathrm{~mA}$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}-0.5$ |  |  | V | $-\mathrm{l}_{\mathrm{OH}}=0.5 \mathrm{~mA}$ |  |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \overline{\mathrm{SCK}}, \\ & \text { SO } \end{aligned}$ |  | 0.4 |  | V | $\mathrm{IOL}=1.6 \mathrm{~mA}$ |  |
| Input/Output Leakage Current | $\left\|I_{L L}\right\|$ | RESET, $\overline{\text { SCK, }}$ <br> $\overline{\mathrm{INT}}_{\mathrm{O}}, \overline{\mathrm{INT}}_{1}$, <br> OSC $_{1}, \mathrm{SI}, \mathrm{SO}$ |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {cc }}$ | 1 |
| Current Dissipation in Active Mode | Icc | Vcc |  |  | 4.5 | mA | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ | 2.5 |
| Current <br> Dissipation in <br> Standby Mode | ISBY . | Vcc |  |  | 1.7 | mA | Maximum logic operation $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 3.5 |
| Current Dissipation in Stop Mode | $\mathrm{I}_{\text {stop }}$ | $\mathrm{V}_{\mathrm{cc}}$ |  |  | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {in }}(\overline{\text { TEST }})=V_{\text {cC }}-0.3 \mathrm{~V} \text { to } \\ & V_{\text {CC }} V_{\text {in }}(\text { RESET })=0 \mathrm{~V} \\ & \text { to } 0.3 \mathrm{~V} \end{aligned}$ | 4 |
| Stop Mode Retain Voltage | $V_{\text {stop }}$ | $\mathrm{V}_{\mathrm{Cc}}$ | 2 |  |  | V |  |  |

Notes: 1. Excluding pull-up MOS current and output buffer current.
2. The MCU is in the reset state. Input/output current does not flow.

- MCU in reset state, operation mode
- RESET, TEST: Vcc
- $\mathrm{D}_{0}-\mathrm{D}_{3}$, 只3-RO: Vcc
- D4-D ${ }_{15}$, RO-R2, RA $0, R A_{1}: G N D$

3. The timer/counter operates with the fastest clock. Input/output current does not flow.

- MCU in standby mode
- Input/output in reset state
- Serial interface: Stop
- RESET: GND
- TEST: Vcc
- $D_{0}-D_{3}, R 3-R 9: V_{c c}$
- Da-D 15, RO-R2, RA $A_{0}, R A_{1}$ : GND

4. Excluding pull-down MOS current.
5. When fosc $=x \mathrm{MHz}$, estimate the current dissipation as follows:

Max value @ $\times \mathrm{MHz}=x / 8 \times(\max$ value @ 8 MHz$)$

| Input/Output Characteristics for Standard Pin (I): NMOS Open Drain ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, GND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted.) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| Input High Voltage | $V_{1 H}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3-\mathrm{R} 5 \\ & \mathrm{R} 9 \end{aligned}$ | $0.7 \mathrm{~V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |  |
| Input Low Voltage | $V_{\text {IL }}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3} \\ & \mathrm{R} 3-\mathrm{R} 5 \\ & \mathrm{R} 9 \end{aligned}$ | -0.3 |  | $0.3 \mathrm{~V}_{C C}$ | V |  |  |
| Output Low Voltage | $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & D_{0}-D_{3} \\ & R 3-R 8 \end{aligned}$ |  |  | 0.4 | V | $\mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  |
| Input/Output Leakage Current |  | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3-\mathrm{R} 9 \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | 1 |

Note: 1. Pull-up MOS current and output buffer current are excluded.

| Input/Output Characteristics for Standard Pin (II): PMOS Open Drain ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, GND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted.) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| Input High Voltage | $\mathrm{V}_{1 \mathrm{H}}$ | $\mathrm{D}_{4}-\mathrm{D}_{15}$, <br> R1, R2, <br> $R A_{0}, R A_{1}$ | $0.7 \mathrm{~V}_{\mathrm{CC}}$ |  | $V_{C C}+0.3$ | V |  |  |
| Input Low Voltage | $V$ IL | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{15}, \\ & \mathrm{R}_{1}, \mathrm{R} 2, \\ & R A_{0}, R A_{1} \end{aligned}$ | $-0.3$ |  | 0.3 V CC | V |  |  |
| Output High <br> Voltage | VOH | $\mathrm{D}_{4}-\mathrm{D}_{15}$ | $V_{C C}-3.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=15 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  |
|  |  |  | $\mathrm{V}_{\text {CC }}-2.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  |
|  |  |  | $V_{C C}-1.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  |
|  |  | RO-R2 | $V_{C C}-3.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=3 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  |
|  |  |  | $\mathrm{V}_{\text {CC }}-2.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  |
|  |  |  | $V_{C C}-1.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=0.8 \mathrm{~mA}, \mathrm{~V}_{\text {CC }}=5 \mathrm{~V}$ |  |
| Input/Output Leakage Current | \|ILI | $\begin{aligned} & D_{4}-D_{15}, \\ & R O-R 2, \\ & R A_{0}, R A_{1} \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0$ to $V_{C C}$ | 1 |

Note: 1. Pull-down MOS current and output buffer current are excluded.

| AC Characteristics <br> (Vcc $=5 \mathrm{~V} \pm \mathbf{1 0 \%}$, GND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted.) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| Oscillation Frequency | $\mathrm{f}_{\text {osc }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ | 0.4 | 8 | 9 | MHz | divide by 8 |  |
| Instruction Cycle Time | $\mathrm{t}_{\text {cyc }}$ |  | 0.89 | 1 | 20 | $\mu \mathrm{S}$ |  |  |
| Oscillator Stabilization Time | $\mathrm{t}_{\mathrm{RC}}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  |  | 20 | ms |  | 1 |
| External Clock High, Low Level Width | $\begin{aligned} & \mathrm{t}_{\mathrm{CPH}}, \\ & \mathrm{t}_{\mathrm{CPL}} \end{aligned}$ | $\mathrm{OSC}_{1}$ | 41 |  |  | ns | divide by 8 | 2 |
| External Clock Rise Time | ${ }_{\text {t }}^{\text {cPr }}$ | $\mathrm{OSC}_{1}$ |  |  | 15 | ns |  | 2 |
| External Clock Fall Time | ${ }_{\text {t }}^{\text {cPf }}$ | $\mathrm{OSC}_{1}$ |  |  | 15 | ns |  | 2 |
| $\overline{\text { INT }}$ o High Level Width | $\mathrm{tiOH}^{\text {H }}$ | $\overline{\mathrm{INT}} \mathbf{0}$ | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 3 |
| $\overline{\text { INT }}_{0}$ Low Level Width | $\mathrm{t}_{10 \mathrm{~L}}$ | $\overline{\mathrm{INT}} \mathbf{0}$ | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 3 |
| $\overline{\mathrm{INT}}_{1}$ High Level Width | $\mathrm{t}_{11 \mathrm{H}}$ | $\overline{\mathrm{INT}}_{1}$ | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 3 |
| $\overline{\text { INT }}_{1}$ Low Level Width | $t_{11}$ | $\overline{\mathrm{INT}}_{1}$ | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 3 |
| RESET High Level Width | $\mathrm{t}_{\text {RSTH }}$ | RESET | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 4 |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ | All pins |  |  | 15 | pF | $\begin{aligned} & f=1 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{in}}=0 \mathrm{~V} \end{aligned}$ |  |
| RESET Fall Time | $t_{\text {RSTf }}$ |  |  |  | 20 | ms |  | 4 |

Notes: 1. Oscillator stabilization time is the time until the oscillator stabilizes after $V_{c c}$ reaches its minimum allowable voltage after power-on, or after RESET goes high. At power-on or STOP mode release, RESET must be kept high for at least $t_{\text {RC }}$. Since $t_{R C}$ depends on the crystal or ceramic filter's circuit constant and stray capacitance, please get the manufacturer's advice when designing the RESET circuit.
2. See figure 28.
3. See figure 29.
4. See figure 30 .

## Serial Interface Timing Characteristics

## AT Transfer Clock Output

( $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm \mathbf{1 0 \%}$, GND $=0 \mathrm{~V}, \mathrm{Ta}=-\mathbf{2 0 ^ { \circ }} \mathrm{C}$ to $+\mathbf{7 5}{ }^{\circ} \mathrm{C}$, unless otherwise noted.)

| Item | Symbo | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer Clock Cycle Time | ${ }^{\text {tscyc }}$ | $\overline{\text { SCK }}$ | 1 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 1.2 |
| Transfer Clock <br> High, Low <br> Level Width | tscku <br> tsckl | $\overline{\text { SCK }}$ | 0.5 |  |  | $\mathrm{t}_{\text {scyc }}$ |  | 1.2 |
| Transfer Clock Rise, Fall Time | tsCKr tsCKf | $\overline{\text { SCK }}$ |  |  | 100 | ns |  | 1.2 |
| Serial Output Data Delay Time | toso | SO |  |  | 250 | ns |  | 1.2 |
| Serial Input Data Set-up Time | tssi | SI | 300 |  |  | ns |  | 1 |
| Serial Input Data Hold Time | $\mathrm{t}_{\mathrm{HS}}$ | SI | 150 |  |  | ns |  | 1 |

## AT Transfer Clock Input

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer Clock Cycle Time | ${ }_{\text {tscyc }}$ | $\overline{\text { SCK }}$ | 1 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 1 |
| Transfer Clock High, Low Level Width | $\begin{aligned} & \mathrm{t}_{\text {SCKH }} \\ & \mathrm{t}_{\mathrm{SCKL}} \end{aligned}$ | $\overline{\text { SCK }}$ | 0.5 |  |  | $\mathrm{t}_{\text {scyc }}$ |  | 1 |
| Transfer Clock Rise, Fall Time | ${ }^{\text {tsCKr }}$ <br> tsckf | $\overline{\text { SCK }}$ |  |  | 100 | ns |  | 1 |
| Serial Output Data Delay Time | $\mathrm{t}_{\text {DSO }}$ | SO |  |  | 250 | ns |  | 1.2 |
| Serial Input Data Set-up Time | tsss | SI | 300 |  |  | ns |  | 1 |
| Serial Input Data Hold Time | $\mathrm{t}_{\mathrm{HSI}}$ | SI | 150 |  |  | ns |  | 1 |

[^5]

Figure 28. Oscillator Timing


Figure 29. Interrupt Timing
$\square$
Figure 30. Reset Timing


* $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$ and 0.8 V are the threshold voltage for transfer clock output. 0.8 V cc and 0.2 V cc are the threshold voltage for transfer clock input.

Figure 31. Timing Diagram of Serial Interface


Figure 32. Timing Load Circuit

## Programming Electrical Characteristics <br> Write and Verify Mode

DC Characteristics
( $\mathrm{V}_{\mathrm{cc}}=6 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{Pp}}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathbf{0 V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \pm 5 \mathrm{C}$, unless otherwise notes.)

| Item |  | Symbol | Min | Typ | Max | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}, \mathrm{~A}_{0}-\mathrm{A}_{14}, \overline{O E}, \overline{\mathrm{CE}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 2.2 |  | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
| Input low voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}, \mathrm{~A}_{0}-\mathrm{A}_{14}, \overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ | $V_{\text {IL }}$ | -0.3 |  | 0.8 | V |  |
| Output high voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  |  | V | $\mathrm{l}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ |
| Output low voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}$ | $\mathrm{V}_{\mathrm{OL}}$ |  |  | 0.4 | V | $\mathrm{loL}=1.6 \mathrm{~mA}$ |
| Input leakage current | $\mathrm{O}_{0}-\mathrm{O}_{7}, \mathrm{~A}_{0}-\mathrm{A}_{14}, \overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ | $\left\|I_{\text {LI }}\right\|$ |  |  | 2 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=5.25 \mathrm{~V} / 0.5 \mathrm{~V}$ |
| Vcc current |  | ICC |  |  | 30 | mA |  |
| VPP current |  | Ipp |  |  | 40 | mA |  |

## AC Characteristics

( $\mathrm{V}_{\mathrm{C}}=6 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{Pp}}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$, unless otherwise noted.)

| Item | Symbol | Min | Typ | Max | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address set-up time | $\mathrm{t}_{\text {AS }}$ | 2 |  |  | $\mu \mathrm{s}$ | Fig. 33* |
| $\overline{O E}$ set-up time | toes | 2 |  |  | $\mu \mathrm{S}$ |  |
| Data set-up time | $\mathrm{t}_{\text {DS }}$ | 2 |  |  | $\mu \mathrm{S}$ |  |
| Address hold time | $\mathrm{t}_{\text {AH }}$ | 0 |  |  | $\mu \mathrm{s}$ |  |
| Data hold time | $\mathrm{t}_{\mathrm{DH}}$ | 2 |  |  | $\mu \mathrm{S}$ |  |
| Output disable delay time | $\mathrm{t}_{\mathrm{DF}}$ |  |  | 130 | ns |  |
| $V_{\text {PP }}$ set-up time | tvps | 2 |  |  | $\mu \mathrm{S}$ |  |
| Program pulse width | tpw | 0.95 | 1.0 | 1.05 | ms |  |
| $\overline{\mathrm{CE}}$ pulse width when overprogramming | topw | 2.85 |  | 78.75 | ms |  |
| $V_{\text {cc }}$ set-up time | tvcs | 2 |  |  | $\mu \mathrm{S}$ |  |
| Data output delay time | toe | 0 |  | 500 | ns |  |

Note : $*$ Input Pulse level $0.8 \sim 2.2 \mathrm{~V}$
Input rising/falling time $\leq 20 \mathrm{~ns}$
Timing reference level $\left\{\begin{array}{l}\text { input }: 1.0 \mathrm{~V}, 2.0 \mathrm{~V} \\ \text { output }\end{array}\right.$


Figure 33. PROM Programming/Verify Timing

## Read Mode

DC Characteristics
$\left(V_{S S}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}} \pm 0.6 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right.$, unless otherwise notes.)

| Item | Symbol Min | Typ | Max | Unit | Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Input Leakage Current | $\mathrm{I}_{\mathrm{LI}}$ |  | 1 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {in }}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$ |
| Output Leakage Current | ILO |  | 1 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {out }}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$ |
| Progmam Current | $\mathrm{I}_{\mathrm{PP}}$ |  | 1 | 100 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}+0.6 \mathrm{~V}$ |  |  |  |  |  |
| Current Dissipation <br> Active Mode | $\mathrm{I}_{\mathrm{CC}}$ |  | 30 | mA |  |
| Input Voltage | $\mathrm{V}_{\mathrm{IL}}$ | -0.3 | 0.8 | V |  |
|  | $\mathrm{~V}_{\mathrm{IH}}$ | 2.2 | $\mathrm{~V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |  |  |
| Output Voltage | $\mathrm{V}_{\mathrm{OL}}$ |  | 0.40 | V | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |
|  | $\mathrm{~V}_{\mathrm{OH}}$ | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ |

AC Characteristics

| Item | Symbol | Min | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Access Time | $t_{\text {AcC }}$ |  | 500 | ns | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  |
| $\overline{\text { CE Output Delay Time }}$ | $\mathrm{t}_{\text {CE }}$ |  | 500 | ns | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  |
| $\overline{\mathrm{OE}}$ Output Delay Time | toe | 10 | 150 | ns | $\overline{C E}=V_{\text {IL }}$ |  |
| Output Disable Delay Time | $t_{\text {bF }}$ | 0 | 105 | ns | $\overline{C E}=V_{L L}$ | 1 |
| Data Output Hold Time | $\mathrm{toH}^{\text {l }}$ | 0 |  | ns | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  |

Note: 1. TDF is defined when output becomes open because output level can not be refered.

Switching characteristics
$\begin{array}{ll}\text { Input Pulse Level } 0.8 \text { to } 2.2 \mathrm{~V} & \text { Output Load } 1 \mathrm{TTL} \text { Gate }+100 \mathrm{pF} \\ \text { Input Rise/Fall Time } \leqq 20 \mathrm{~ns} & \text { Input/Output Timing Reference Level Output; } 1 \mathrm{~V}, 2 \mathrm{~V} \\ & \end{array}$


Figure 34. PROM Read Timing

## HD404019/HD4074019

## Description

The HD404019, HD4074019 are CMOS 4-bit single-chip microcomputers in the HMCS400 series. Each device incorporates ROM, RAM, I/O, serial interface, and 2 timer/counters and contains high-voltage I/O pins, including high-current output pins to drive fluorescent displays directly.

## Features

- 4-bit architecture
- 16384 words of 10 -bit ROM
-Mask ROM: HD404019
-PROM: HD4074019
- 992 digits of 4-bit RAM
- 58 I/O pins, including 26 high-voltage I/O pins ( 40 V max)
- 2 timer/counters
-11-bit prescaler
-8-bit free running timer/counter
-8-bit auto-reload timer/event counter
- Clock synchronous 8-bit serial interface
- Five interrupt sources
-External: 2
-Timer/counter: 2
-Serial interface: 1
- Subroutine stack
-Up to 16 levels including interrupts
- Minimum instruction execution time
$-0.89 \mu \mathrm{~s}$
- Low power dissipation modes
-Standby: Stops instruction execution while allowing clock oscillation and interrupt functions to operate
-Stop: Stops instruction execution and clock oscillation while retaining RAM data
- On-chip oscillator
-Crystal or ceramic filter
-External clock


## -Preliminary-

- Packages
-64-pin shrink type plastic DIP
-64-pin flat plastic package
-64-pin shrink type ceramic DIP with window
- Instruction set compatible with HMCS408: 101 instructions
- High programming efficiency with 10-bit/ word ROM: 79 single-word instructions
- Direct branch to all RAM areas
- Direct or indirect addressing of all RAM areas
- Subroutine nesting up to 16 levels including interrupts
- Binary and BCD arithmetic operations
- Powerful logical arithmetic operations
- Pattern generation-table lookup capability
- Bit manipulation for both RAM and I/O


## Program Development Support Tools

- Cross assembler and simulator software for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PC
- Programming socket adapter for programming the EPROM-on-chip device


## Ordering Information

|  | Part No. | Package |
| :--- | :--- | :--- |
| Mask ROM <br> type | HD404019S | DP-64S |
|  | HD404019F | FP-64B |
| HD404019H | FP-64A |  |
| ZTAT type | HD4074019S | DP-64S |
|  | HD4074019F | FP-64B |
|  | HD4074019C | DC-64S |
|  | HD4074019H | FD-64A |



FP-64A

## Pin Arrangement



## Block Diagram



Differences between PROM in Package, EPROM on Package and Mask ROM Types


[^6]
## Pin Description

## GND, Vcc, $\mathbf{V}_{\text {disp }}$ (Power)

GND, $\mathrm{V}_{\mathrm{CC}}$, and $\mathrm{V}_{\text {disp }}$ are the power supply pins for the MCU.
Connect GND to the ground ( 0 V ) and apply the $\mathrm{V}_{\mathrm{CC}}$ power supply voltage to the $\mathrm{V}_{\mathrm{CC}}$ pin. The $\mathrm{V}_{\text {disp }}$ pin (multiplexed with $\mathrm{RA}_{1}$ ) is a power supply for high-voltage I/O pins with maximum voltage of $40 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{Cc}}-40 \mathrm{~V}\right)$. For details, see Input/Output section.

## TEST (Test)

TEST is for test purposes only. Connect it to VCc.

## RESET (Reset)

RESET resets the MCU. For details, see Reset section.

## OSC $_{1}$, OSC $_{2}$ (Oscillator Connections)

$\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ are input pins for the internal oscillator circuit. They can be connected to a crystal resonator, ceramic filter resonator, or external oscillator circuits. For details, see Internal Oscillator Circuit section.

## $D_{0}-D_{15}$ (D Port)

The D port is an input/output port addressed by the bit. These 16 pins are all input/output pins. $D_{0}$ to $D_{3}$ are standard and $D_{4}$ to $D_{15}$ are
high-voltage pins. The circuit type for each pin can be selected using a mask option. For details, see Input/Output section.

$$
\begin{aligned}
& \text { R8 } \mathbf{0}_{0}-\text { R8 }_{3}, \text { R9 }_{0}-\text { R9 }_{3}, \text { RA }_{0}, \text { RA }_{1} \text { (R Ports) }
\end{aligned}
$$

R0 to R9 are 4-bit I/O ports. RA is a 2-bit port. R9 and RA are input ports, and R0 to R8 I/O ports. R0, R1, R2, and RA are high-voltage ports, and R3 to R9 are standard ports. Each pin has a mask option which selects its circuit type. The pins $R 3_{2}, R 3_{3}, R 4_{0}, R 4_{1}$, and $R 4_{2}$ are multiplexed with $\mathrm{INT}_{0}, \mathrm{INT}_{1}, \overline{\mathrm{SCK}}, \mathrm{SI}$, and SO respectively. For details, see Input/Output section.

## $\overline{\text { INT }}_{0}, \overline{\text { INT }}_{1}$ (Interrupts)

$\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ are external interrupts for the $\mathrm{MCU} . \mathrm{INT}_{1}$ can be used as an external event input pin for timer B. $\mathrm{INT}_{0}$ and $\mathrm{INT}_{1}$ are multiplexed with $\mathrm{R}_{2}$ and $\mathrm{R} 3_{3}$ respectively. For details, see Interrupt section.

## SCK, SI, SO

The transfer clock I/O pin ( $\overline{\mathrm{SCK}}$ ), serial data input pin (SI), and serial data output pin (SO) are used for serial interface. $\overline{S C K}$, SI, and SO are multiplexed with $R 4_{0}, R 4_{1}$, and $R 4_{2}$ respectively. For details, see Serial Interface Section.

## Functional Description

## ROM Memory Map

The MCU includes 16384 words $\times 10$ bits of ROM (mask ROM or PROM). It is described in the following paragraphs and the ROM memory map (figure 1).

Vector Address Area (\$0000 to \$000F): Locations \$0000 through \$000F are reserved for JMPL instructions to branch to the starting address of the initialization program and of the interrupt service programs. After reset or interrupt routine is serviced, the program is executed from the vector address.

Zero-Page Subroutine Area (\$0000 to \$003F): Locations $\$ 0000$ through $\$ 003 F$ are reserved for subroutines. CAL instructions branch to subroutines.

Pattern Area ( $\mathbf{\$ 0 0 0 0}$ to \$0FFF): Locations $\$ 0000$ through $\$ 0 \mathrm{FFF}$ are reserved for ROM data. $P$ instructions can refer to the ROM data as a pattern.

Program Area (\$0000 to \$3FFF): Locations from $\$ 0000$ to $\$ 1 F F F$ can be used for program code.


Figure 1. ROM Memory Map

## RAM Memory Map

The MCU includes 992 digits of 4-bit RAM as the data and stack area. In addition to these areas, interrupt control bits and special function registers are also mapped on the RAM memory space. The RAM memory map (figure 2 ) is described in the following paragraphs.

Interrupt Control Bit Area (\$000 to \$003): The interrupt control bit area (figure 3) is used for interrupt controls. It is accessable only by a RAM bit manipulation instruction.

However, the interrupt request flag cannot be set by software. The RSP bit is used only to reset the stack pointer.

Special Function Registers Area (\$004 to S00B): The special function registers are the mode or data registers for the external interrupt, the serial interface, and the timer/ counter. These registers are classified into three types: write-only, read-only, and read/ write as shown in figure 2. These registers cannot be accessed by RAM bit manipulation instructions.


Figure 2. RAM Memory Map

Data Area (\$020 to \$3BF): 16 digits, $\$ 020$ through $\$ 02 \mathrm{~F}$, of the data area are called memory registers (MR) and are accessible by LAMR and XMRA instructions (figure 4).

Stack Area (\$3C0 to \$3FF): Locations \$3C0 through $\$ 3 F F$ are reserved for LIFO stacks to save the contents of the program counter (PC), status (ST), and carry (CA) when su-
broutine calls (CAL instruction, CALL instruction) and interrupts are serviced. This area can be used as a 16 nesting level stack in which one level requires 4 digits. Figure 4 shows the save condition. The program counter is restored by RTN and RTNI instructions. Status and carry are restored only by the RTNI instruction. This area, when not used for a stack, is available as a data area.


Figure 3. Interrupt Control Bit Area Configuration

| Memory Registers |  |  |
| :---: | :---: | :---: |
| 32 | MR(0) | \$020 |
| 33 | MR(1) | \$021 |
| 34 | MR(2) | \$022 |
| 35 | MR(3) | \$023 |
| 36 | MR(4) | \$024 |
| 37 | MR(5) | \$025 |
| 38 | ivin' 6 ) | ¢026 |
| 39 | MR(7) | \$027 |
| 40 | MR(8) | \$028 |
| 41 | MR(9) | \$029 |
| 42 | MR(10) | \$02A |
| 43 | MR(11) | \$02B |
| 44 | MR(12) | \$02C |
| 45 | MR(13) | \$02D |
| 46 | MR(14) | \$02E |
| 47 | MR(15) | \$02F |



Figure 4. Configuration of Memory Register, Stack Area, and Stack Position

## Registers and Flags

The MCU has nine registers and two flags for the CPU operations (figure 5).

Accumulator (A), B Register (B): The 4-bit accumulator and $B$ register hold the results from the arithmetic logic unit (ALU), and transfer data to/from memories, I/O, and other registers.

W Register (W), X Register (X), Y Register ( $\mathbf{Y}$ ): The 2-bit $W$ register, and the 4 -bit $X$ and $Y$ registers indirectly address RAM. The $Y$ register is also used for D port addressing.

SPX Register (SPX), SPY Register (SPY): The 4-bit registers SPX and SPY assist X and $Y$ registers respectively.

Carry (CA): The carry (CA) stores the overflow from ALU generated by an arithmetic operation. It is also affected by SEC, REC, ROTL, and ROTR instructions.

During interrupt servicing, carry is pushed onto the stack. It is restored by a RTNI instruction, but not by a RTN instruction.

Status (ST): The status (ST) holds the ALU
overflow, ALU non-zero, and the results of bit test instruction for the arithmetic or compare instructions. It is a branch condition of the BR , BRL, CAL, or CALL instructions. The value for the status remains unchanged until the next arithmetic, compare, or bit test instruction is executed. Status becomes 1 after a BR, BRL, CAL, or CALL instruction whether it is executed or skipped. During interrupt servicing, status is pushed onto the stack. It is restored back from the stack by a RTNI instruction, but not by a RTN instruction.

Program Counter (PC): The program counter is a 14 -bit binary counter which controls the sequence in which the instructions stored in ROM are executed.

Stack Pointer (SP): The stack pointer (SP) points to the address of the next stack area (up to 16 levels).

The stack pointer is initialized to RAM aduress $\$ 3 F F$. it is decremented by 4 when data is pushed onto the stack, and incremented by 4 when data is restored from it. The stack can only be used up to 16 levels deep because the high four bits of the stack pointer are fixed at 1111.


Figure 5. Registers and Flags

The stack pointer is initialized to $\$ 3 F F$ by either MCU reset or the RSP bit, reset by a REM/REMD instruction.

## Interrupt

Five interrupt sources are available on the MCU: external requests ( $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}$ ), timer/ counter (timer A, timer B), and serial port (serial). For each source, an interrupt request flag (IF), interrupt mask (IM), and interrupt vector addresses control and maintain the interrupt request. The interrupt enable flag (IE) also controls interrupt operations.

Interrupt Control Bits and Interrupt Service: The interrupt control bits are mapped on $\$ 000$ through $\$ 003$ of the RAM space. They are accessible by RAM bit manipulation instructions. (The interrupt request flag (IF) cannot be set by software.) The interrupt enable flag (IE) and IF are cleared 0, and the interrupt mask (IM) is set to 1 at initialization by MCU reset.

Figure 6 is a block diagram of the interrupt control circuit. Table 1 shows the interrupt priority and vector addresses, and table 2 shows the interrupt conditions corresponding to each interrupt source.


Figure 6. Interrupt Control Circuit Block Diagram

An interrupt request is generated when the IF is set to 1 and IM is 0 . If the IE is 1 at this time, the interrupt will be activated and vector addresses will be generated from the priority PLA corresponding to the interrupt sources.

Figure 7 shows the interrupt service sequence, and figure 8 shows the interrupt service flowchart. If an interrupt is requested, the instruction being executed finishes in the first cycle. The IE is reset in the second cycle.

In the second and third cycles, the carry, status and program counter are pushed onto the stack. In the third cycle, the instruction is re-executed after jumping to the vector address.

In each vector address, program JMPL instruction to branch to the starting address of the interrupt service program. The IF which caused the interrupt service must be reset by software in the interrupt service program.

Table 1. Vector Addresses and Interrupt Priority

| Reset, Interrupt | Priority | Vector addresses |
| :--- | :--- | :--- |
| RESET | - | $\$ 0000$ |
| $\overline{\mathrm{INT}}_{0}$ | 1 | $\$ 0002$ |
| $\overline{\mathrm{INT}}_{1}$ | 2 | $\$ 0004$ |
| Timer A | 3 | $\$ 0006$ |
| Timer B | 4 | $\$ 0008$ |
| SERIAL | 5 | $\$ 000 \mathrm{C}$ |

Table 2. Conditions of Interrupt Service

| Interrupt Control Bit | $\overline{\text { INT }}_{0}$ | $\overline{\mathbf{I N T}}_{1}$ | Timer A | TimerB | SERIAL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| I/E | 1 | 1 | 1 | 1 | 1 |
| IFO. $\overline{\text { MO }}$ | 1 | 0 | 0 | 0 | 0 |
| IF1. $\overline{\mathrm{MM} 1}$ | * | 1 | 0 | 0 | 0 |
| IFTA.IMTA | * | * | 1 | 0 | 0 |
| IFTB. $\overline{\text { MTB }}$ | * | * | * | 1 | 0 |
| IFS. $\overline{\text { IMS }}$ | * | * | * | * | 1 |

Note: * Don't care

Interrupt Enable Flag (I/E: \$000 Bit 0): The interrupt enable flag enables/disables interrupt requests as shown in table 3. It is reset by interrupt servicing and set by the RTNI instruction.

External Interrupts ( $\overline{\text { INT }}_{0}, \overline{\text { INT }}_{1}$ ): The external interrupt request inputs ( $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}$ ) can be selected by the port mode register (PMR: \$004). Setting bit 3 and bit 2 of PMR causes $\mathrm{R}_{3} / \overline{\mathrm{INT}}_{1}$ pin and $\mathrm{R}_{2} / \overline{\mathrm{INT}}_{0}$ pin to be used as $\overline{\mathrm{INT}}_{1}$ pin and $\overline{\mathrm{INT}}_{0}$ pin respectively.

The external interrupt request flags (IF0, IF1) are set at the falling edge of $\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ inputs. (Refer to table 4.)

The $\overline{\mathrm{INT}}_{1}$ input can be used as a clock signal input to timer B. Then timer B counts up at each falling edge of the $\overline{\mathrm{INT}}_{1}$ input. When $\mathrm{INT}_{1}$ is used as timer B external event input,
external interrupt mask (IM1) has to be set so that the interrupt request by $\overline{\mathrm{INT}}_{1}$ will not be accepted. (Refer to table 5.)

External Interrupt Request Flags (IFO: S000 Bit 2, IF1: \$001 Bit 0): The external interrupt request flags (IF0, IF1) are set at the falling edge of the $\overline{\mathrm{INT}}_{0}$, and $\overline{\mathrm{INT}}_{1}$ inputs respectively.

External Interrupt Masks (IM0: S000 Bit 3, IM1: \$001 Bit 1): The external interrupt masks mask the external interrupt requests.

Port Mode Register (PMR: \$004): The port mode register is a 4 -bit write-only register which controls the $\mathrm{R}_{2} / \overline{\mathrm{INT}}_{0}$ pin, $\mathrm{R}_{3} / \overline{\mathrm{INT}}_{1}$ pin, R4 $1_{1}$ SI pin, and R42/SO pin as shown in table 6. The port mode register will be initialized to $\$ 0$ by MCU reset. These pins are therefore initially used as ports.

Table 3. Interrupt Enable Flag

| Interrupt Enable Flag | Interrupt Enable/Disable |
| :--- | :--- |
| 0 | Disable |
| 1 | Enable |

Table 4. External Interrupt Request Flag

| External Interrupt Request Flags | Interrupt Requests |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Table 5. External Interrupt Mask

| External Interrupt Masks | Interrupt Requests |
| :--- | :--- |
| $\mathbf{0}$ | Enable |
| $\mathbf{1}$ | Disable (mask) |


| PMR3 | $\mathbf{R 3}_{3} / \overline{\mathbf{N T N T}}_{1} \mathbf{P i n}$ |
| :---: | :---: |
| 0 | Used as $\mathrm{R} 3_{3}$ port input/output pin |
| 1 | Used as ${\overline{\mathrm{NT}} \mathrm{T}_{1} \text { input pin }}^{\text {a }}$ |
| PMR2 | $\mathbf{R 3}_{2} / \overline{\mathbf{I N T}}_{0} \mathbf{P i n}$ |
| 0 | Used as $\mathrm{R} 3_{2}$ port input/output pin |
| 1 | Used as ${\overline{\mathrm{NT}} \mathrm{T}_{0} \text { input pin }}^{\text {a }}$ |
| PMR1 | R41/SI Pin |
| 0 | Used as R41 port input/output pin |
| 1 | Used as SI input pin |
| PMRO | R42/SO Pin |
| 0 | Used as R42 port input/output pin |
| 1 | Used as SO output pin |



Figure 7. Interrupt Servicing Sequence


Figure 8. Interrupt Servicing Flowchart

## HITACHI

## Serial Interface

The serial interface is used to transmit/ receive 8 -bit data serially. It consists of the serial data register, the serial mode register, the octal counter, and the multiplexer as illustrated in figure 9. Pin R40/SCK and the transfer clock signal are controlled by the serial mode register. The contents of the serial data register can be written into or read out by software. The data in the serial data register can be shifted synchronously with the transfer clock signal.

STS instruction initiates serial interface operations and resets the octal counter to $\$ 0$. The counter starts to count at the falling edge of the transfer clock ( $\overline{\mathrm{SCK}}$ ) signal and increments by one at the rising edge of SCK. When the octal counter is reset to $\$ 0$ after eight transfer clock signals, or when a transmit/ receive operation is discontinued when the octal counter is reset, the serial interrupt request flag will be set.

Serial Mode Register (SMR: \$005): The 4bit write-only serial mode register controls the $\mathrm{R} 4_{0} / \mathrm{SCK}$, prescaler divide ratio, and transfer clock source as shown in table 7.

The write signal to the serial mode register controls the operating state of the serial interface.

The write signal to the serial mode register stops the serial data register and octal counter from accepting transfer clock, and it also resets the octal counter to $\$ 0$ simultaneously. Therefore, when the serial interface is in the transfer state, the write signal causes the serial mode register to cease the data transfer and to set the serial interrupt request flag.

Contents of the serial mode register will be changed on the second instruction cycle after the serial mode register has been written to.

Therefore, the STS instruction must be executed after the data in the serial mode register has been changed completely. The serial mode register will be reset to $\$ 0$ by MCU reset.

Serial Data Register (SRL: S006, SRU: \$007): The 8-bit read/write serial data register consists of a low-order digit (SRL: \$006) and a high-order digit (SRU: \$007).

The data in the serial data register is output from the SO pin, from LSB to MSB, synchronously with the falling edge of the transfer clock signal. At the same time, external data is input from the SI pin to the serial data register, MSB first, synchronously with the rising edge of the transfer clock. Figure 10 shows the I/O timing chart for the transfer clock signal and the data.

The read/write operations of the serial data register should be performed after the completion of data transmit/receive. Otherwise the data can not be guaranteed.

Serial Interrupt Request Flag (IFS: \$003 Bit 0): The serial interrupt request flag will be set when the octal counter counts eight transfer clock signals, or when data transfer is discontinued by resetting the octal counter. Refer to table 8.

Serial Interrupt Mask (IMS: \$003 Bit 1): The serial interrupt masks the interrupt request. Refer to table 9.

Selection and Change of the Operation Mode: Table 10 shows the serial interface operation modes which are determined by a combination of the value in the port mode register and that in the serial mode register.

Initialize the serial interface by a write signal to the serial mode register when the operation mode is changed.

Table 7. Serial Mode Register

| SMR3 | R4o/ $\overline{\mathbf{S C K}}$ |
| :--- | :--- |
| $\mathbf{0}$ | Used as R4o port input/output pin |
| $\mathbf{1}$ | Used as $\overline{\text { SCK }}$ input/output pin |

## Transfer Clock

| SMR 2 | SMR 1 | SMR 0 | R40/SCK Port | Clock Source | Prescaler Divide Ratio | System Clock Divide Ratio |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $\overline{\text { SCK Output }}$ | Prescaler | $\div 2048$ | $\div 4096$ |
| 0 | 0 | 1 | $\overline{\text { SCK Output }}$ | Prescaler | $\div 512$ | $\div 1024$ |
| 0 | 1 | 0 | $\overline{\text { SCK Output }}$ | Prescaler | $\div 128$ | $\div 256$ |
| 0 | 1 | 1 | $\overline{\text { SCK Output }}$ | Prescaler | $\div 32$ | $\div 64$ |
| 1 | 0 | 0 | $\overline{\text { SCK Output }}$ | Prescaler | $\div 8$ | $\div 16$ |
| 1 | 0 | 1 | $\overline{\text { SCK Output }}$ | Prescaler | $\div 2$ | $\div 4$ |
| 1 | 1 | 0 | $\overline{\text { SCK Output }}$ | System Clock | - | $\div 1$ |
| 1 | 1 | 1 | $\overline{\text { SCK }}$ Input | External Clock | - | - |



Figure 9. Serial Interface Block Diagram

Operating State of Serial Interface: The serial interface has three operating states, the STS waiting state, SCK waiting state, and transfer state, as shown in figure 11.

The STS waiting state is the initialization state of the serial interface internal state. The serial interface enters this state in one of two ways: either by the operation mode changing through a change in the data in the port mode register, or by data being written into the serial mode register. In this state, the serial interface does not operate even if the transfer clock is applied. If an STS instruction is executed, the serial interface shifts to SCK waiting state.

In this state the falling edge of the first trans-
fer clock causes the serial interface shift to transfer state. While the octal counter counts up and the serial data register shifts simultaneously. As an exception, if the clock continuous output mode is selected, the serial interface stays in SCK waiting state while the transfer clock outputs continuously.

The octal counter becomes 000 again after 8 transfer clocks or execution of an STS instruction, so the serial interface returns to SCK waiting state and the serial interrupt request flag is set simultaneously.

When the internal transfer clock is selected, the transfer clock output triggered by the execution of an STS instruction, and it stops after 8 clocks.

\section*{Taioie ô. Neriai interrupt Request Flag Interrupt Serial Interrupt Request Flag Request <br> | 0 | No |
| :--- | :--- |
| 1 | Yes |}

Table 9. Serial Interrupt Mask

| Serial Interrupt Mask | Interrupt <br> Request |
| :--- | :--- |
| 0 | Enable |
| 1 | Disable (mask) |

Table io. Seriai minterface Operation ivioue

| SMR3 | PMR1 | PMRO | Serial Interface Operating Mode |
| :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | Clock continuous output mode |
| 1 | 0 | 1 | Transmit mode |
| 1 | 1 | 0 | Receive mode |
| 1 | 1 | 1 | Transmit/receive mode |



Figure 10. Serial Interface I/O Timing Chart

Transfer Clock Errors Detection Example: The serial interface functions abnormally when the transfer clock is disturbed by external noises. Transfer clock errors can be detected by the procedure shown in figure 12.

If more than 8 transfer clocks occur in the

SCK waiting state, the state of the serial interface shifts as follows: first, transfer state, second, SCK waiting state and third, transfer state again. The serial interrupt flag should be reset before entering into the STS state by writing data to SMR. This procedure sets the serial IRF again.


Figure 11. Serial Interface Operation State


Figure 12. Transfer Clock Error Detection Example

## Timer

The MCU contains a prescaler and two timer/ counters (timer A, timer B). See figure 13. The prescaler is an 11-bit binary counter, timer $A$ an 8-bit free-running timer/counter, and timer $B$ an 8-bit auto-reload timer/event counter.

Prescaler: The input to the prescaler is the system clock signal. The prescaler is initialized to $\$ 0000$ by MCU reset, and it starts to count up the system clock signal as soon as RESET input goes to logic 0 . The prescaler keeps counting up except in MCU reset and stop mode. The prescaler provides clock signals to timer A, timer B, and the serial interface. The prescaler divide ratio is selected by timer mode register A (TMA), timer mode register B (TMB), or the serial mode register (SMR).

Timer Á Operation: After timer A is initialized to $\$ 00$ by MCU reset, it counts up at every clock input signal. When the next clock signal is applied after timer A becomes \$FF, it generates an overflow and becomes $\$ 00$. This overflow causes the timer A interrupt request
flag (IFTA: $\$ 001$ bit 2) to go to 1 . This timer can function as an interval timer periodically generating overflow output at every 256th clock signal input.

The clock input signals to timer $A$ are selected by timer mode register A (TMA: \$008).

Timer B Operation: Timer mode register B (TMB: \$009) selects the auto-reload function, input clock source, and the prescaler divide ratio of timer $B$. When the external event input is used as an input clock signal to timer B, select $\mathrm{R}_{3} / \overline{\mathrm{INT}}_{1}$ as $\overline{\mathrm{INT}}_{1}$ and set the external interrupt mask (IM1) to prevent an external interrupt request from occurring.

Timer $B$ is initialized according to the data written into the timer load register by software. Timer B counts up at every clock input signal. When the next clock signal is applied to timer B after it is set to \$FF, it will generate an overflow output. In this case, if the autoreload function is selected timer $B$ is initialized according to the value of the timer load register. If it is not selected, timer $B$ goes to $\$ 00$. The timer B interrupt request flag (IFTB:


Figure 13. Timer/Counter Block Diagram
$\$ 002$ bit 0) will be set at this overflow output.
Timer Mode Register A (TMA: \$008): Timer mode register A is a 3-bit write-only register. The TMA controls the prescaler divide ratio of timer A clock input, as shown in table 11. The timer mode register $A$ is initialized to $\$ 0$ by MCU reset.

Timer Mode Register B (TMB: \$009): Timer mode register B (TMB) is a 4-bit writeonly register which selects the auto-reload function, the prescaler divide ratio, and the source of the clock input signal, as shown in table 12. The timer mode register $B$ is initialized to $\$ 0$ by MCU reset.

The operation mode of timer $B$ changes at the second instruction cycle after the timer mode register $B$ is written to. Timer $B$ should be initialized by writing data into the timer load register after the contents of TMB are changed. Configuration and function of timer mode register B is shown in figure 14.

Timer B (TCBL: SOOA, TCBU: SOOB, TLRL: SOOA, TLRU: SOOB): Timer B consists of an 8bit write-only timer load register, and an 8-bit read-only timer/event counter. Each of them has a low-order digit (TCBL: \$00A, TLRL: \$00A) and a high-order digit (TCBU: \$00B, TLRU: \$00B). (Refer to figure 2.)

The timer/event counter can be initialized by writing data into the timer load register. Write the low-order digit first, and then the high-order digit. The timer/event counter is initialized when the high-order digit is written. The timer load register is initialized to $\$ 00$ by the MCU reset.

The counter value of timer B can be obtained by reading the timer/event counter. In this case, read the high-order digit first, and then the low-order digit. The count value of the low-order digit is latched at the time when the high-order digit is read.


Figure 14. Mode Register Configuration and Function

Timer A Interrupt Request Flag (IFTA: \$001 Bit 2): The timer A interrupt request flag is set by the overflow output of timer A (table 13).

Timer A Interrupt Mask (IMTA: \$001 Bit 3): The timer A interrupt mask prevents an interrupt request from being generated by the timer A interrupt request flag (table 14).

Timer B Interrupt Request Flag (IFTB: $\$ 002$ Bit 0): The timer $B$ interrupt request flag is set by the overflow output of timer B (table 15).

Timer B Interrupt Mask (IMTB: \$002 Bit 1): The timer B interrupt mask prevents an interrupt request from being generated by timer B Interrupt request flag (table 16).

Table 11. Timer Mode Register A


Table 12. Timer Mode Register B

| TMB3 | Auto-reload Function |
| :--- | :--- |
| 0 | No |
| 1 | Yes |


| TMB2 | TMB1 | TMBO | Prescaler Divide Ratio, <br> Clock Input Source |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | $\div$ |
| 0 | 0 | 1 | $\div$ |
| 0 | 1 | 0 | $\div$ |
| 0 | 1 | 1 | $\div$ |
| 1 | 0 | 0 | $\div$ |
| 1 | 0 | 1 | $\div$ |
| 1 | 1 | 0 | $\div$ |
| 1 | 1 | 1 | 28 |

Table 13. Timer A Interrupt Request Flag

| Timer A Interrupt <br> Request Flag | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Table 14. Timer A Interrupt Mask

| Timer A Interrupt Mask | Interrupt Request |
| :--- | :--- |
| 0 | Enable |
| 1 | Disable (Mask) |

Table 15. Timer B Interrupt Request Flag

Timer B Interrupt
Request Flag Interrupt Request

| 0 | No |
| :--- | :--- |
| 1 | Yes |

Table 16. Timer B Interrupt Mask
Timer B Interrupt Mask Interrupt Request

| 0 | Enable |
| :--- | :--- |
| 1 | Disable (Mask) |

## Input/Output

The MCU has 58 I/O pins, 32 standard and 26 high voltage. One of three circuit types can be selected by mask option for each standard pin: CMOS, with pull-up MOS, and without pull-up MOS (NMOS open drain); and one of two circuit types can be selected for each high-voltage pin: with pull-down MOS and without pull-down MOS (PMOS open drain). Since the pull-down MOS is connected to the internal $V_{\text {disp }}$ line, $V_{\text {disp }}$ must be selected for the $\mathrm{RA}_{1} / \mathrm{V}_{\text {disp }}$ pin via mask option when with pull-down MOS option is selected for at least one high-voltage pin. See table 17 for I/O pin circuit types.

When every input/output pin is used as an input pin, the mask option and output data must be selected in the manner specified in table 18.

## Output Circuit Operation of Standard

 Pins With Pull-Up MOS: In the standard pin option with pull-up MOS, the circuit shown in figure 15 is used to shorten rise time of output.When the MCU executes an output instruction, it generates a write pulse to the $R$ port addressed by this instruction. This pulse will switch the PMOS (B) on and shorten the rise time. The write pulse keeps the PMOS in the on state for one-eighth of the instruction cycle time. While the write pulse is 0 , a high output level is maintained by the pull-up MOS (C).

When the $\overline{H L T}$ signal becomes 0 in stop mode, MOS (A) (B) (C) turn off.

D Port: I/O port D has 16 discrete I/O pins,
each of which can be addressed independently. It can be set/reset through SED/RED and SEDD/REDD instructions, and can be tested through TD and TDD instructions. See tables 17 and 18 for the classification of standard pin, high-voltage pin, and the I/O pin circuit types.

R Ports: The eleven $R$ ports in the HD404019/HD4074019 are composed of 36 I/O pins, and 6 input-only pins. Data is input through LAR and LBR instructions and output through LRA and LRB instructions. The MCU will not be affected by writing into the input-only and/or non-existing ports, while invalid data will be read when the outputonly and/or non-existing ports are read.

The $R 3_{2}, R 3_{3}, R 4_{0}, R 4_{1}$, and $R 4_{2}$ pins are multiplexed with the $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}, \overline{\mathrm{SCK}}, \mathrm{SI}$, and SO pins respectively. See tables 17 and 18 for the classification of standard pins, high-voltage pins and selectable circuit types of these I/O pins.

Unused I/O Pins: If unused I/O pins are left floating, the LSI may malfunction because of noise. The I/O pins should be fixed as follows to prevent the malfunction.

High-voltage pins: select without pull-down MOS (PMOS open drain) via mask option and connect to $\mathrm{V}_{\mathrm{CC}}$ on the printed circuit board.

Standard pins: Select without pull-up MOS (NMOS open drain) via mask option and connect to GND on the printed circuit board.
$\mathrm{R} 4_{0} / \overline{\mathrm{SCK}}$ and $\mathrm{R} 4_{2} / \mathrm{SO}$ should be used as $\mathrm{R} 4_{0}$ and $R 4_{2}$ by serial mode register and port mode register respectively.

Table 17. I/O Pin Circuit Types


Table 17. I/O Pin Circuit Types (cont)

|  |  | Without Pull-Down MOS (PMOS Open Drain) (D) | With Pull-Down MOS (E) | Applicable Pins |
| :---: | :---: | :---: | :---: | :---: |
|  | 1/0 <br> Common Pins |  |  | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{15} \\ & \mathrm{RO} 0_{0}-\mathrm{RO} \\ & \mathrm{R} 1_{0}-\mathrm{R} 1_{3} \\ & \mathrm{R} 2_{0}-\mathrm{R} 2_{3} \end{aligned}$ |
|  | Input <br> Pins | $\bigcirc$ |  | $R A_{0}$ |
|  | Input Pins |  | $\qquad$ | RA ${ }_{1}$ |

Table 17. I/O Pin Circuit Types (cont)
Without Pull-Up MOS (NMOS Open Drain)
or CMOS (A or C)

Notes: 1. In the stop mode, $\overline{\text { HLT }}$ signal is 0, HLT signal is 1 and $\mathrm{I} / \mathrm{O}$ pins are in high impedance state.
2. If the MCU is interrupted by serial interface in the external clock input mode, the SCK terminal becomes input only.

Table 18. Data Input from Input/Output Common Pins

| I/O Pin Circuit Type |  | Input Possible | Input Pin State |
| :--- | :--- | :--- | :--- |
| Standard Pins | CMOS | No | - |
|  | Without pull-up MOS <br> (NMOS open drain) | Yes | 1 |
|  | With pull-up MOS | Yes | 1 |
| High Voltage Pins | Without pull-down MOS <br> (PMOS open drain) | Yes | 0 |
|  | With pull-down MOS | Yes | 0 |



| MOS <br> Buffer | On Resistance Value |
| :--- | :--- |
| A | approx. $250 \Omega$ |
| B | approx. $1 \mathrm{k} \Omega$ |
| C | approx. $30 \mathrm{k} \Omega$ to $160 \mathrm{k} \Omega$ <br> $\left(\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}\right)$ |



Output instruction execution


Figure 15. Output Circuit Operation of Standard Pins With Pull-Up MOS Option

## Reset

Bringing the RESET pin high resets the MCU. At power-on, or when cancelling stop mode, the reset must satisfy $t_{R C}$ for the oscillator to stabilize. In all other cases, at least two
instructions cycles are required for the MCU to be reset.

Table 19 shows the parts initialized by MCU reset, and the status of each.

Table 19. Initial Value After MCU Reset

| Items | Initial Value by <br> MCU Reset | Contents |
| :--- | :--- | :--- |
| Program Counter (PC) | $\$ 0000$ | Execute program from the top of ROM <br> address |
| Status (ST) | 1 | Enable to branch with conditional branch <br> instructions |
| Stack Pointer (SP) | \$3FF | Stack level is 0 |
| I/O Pin Standard Pin (A) Without Pull-Up <br> Output Register 1 Enable to input |  |  |


| (B) With Pull-Up 1 | Enable to input |
| :--- | :--- |
| MOS |  |

(C) CMOS 1 -

| High-Voltage <br> Pin | (D) Without Pull- 0 | Enable to input |
| :--- | :---: | :---: |
| Down MOS |  |  |

(E) With Pull- $0 \quad$ Enable to input

Down MOS

| Interrupt Flag | Interrupt Enable Flag (I/E) | 0 | Inhibit all interrupts |
| :--- | :--- | :--- | :--- |
|  | Interrupt Request Flag (IF) | 0 | No interrupt request |
|  | Interrupt Mask (IM) | 1 | Mask interrupt request |
| Mode Register | Port Mode Register (PMR) | 0000 | See port mode register |
|  | Serial Mode Register (SMR) | 0000 | See serial mode register |
|  | Timer Mode Register A (TMA) | 000 | See timer mode register A |
|  | Timer Mode Register B (TMB) | 0000 | See timer mode register B |
| Timer/Counter Prescaler | $\$ 000$ | - |  |
|  | Timer/Counter A (TCA) | $\$ 00$ | - |
|  | Timer/Event Counter B (TCB) | $\$ 00$ | - |
|  | Timer Load Register (TLR) | $\$ 00$ | - |

Table 19. Initial Value After MCU Reset (cont)

| Item |  | After recovering from STOP mode by MCU reset | After MCU reset except for the left condition |
| :---: | :---: | :---: | :---: |
| Carry | (CA) | The contents of the items before MCU reset are not retained. It is necessary to initialize them by software. | The contents of the items before MCU reset are not retained. It is necessary to initialize them by software. |
| Accumulator | (A) |  |  |
| B Register | (B) |  |  |
| W Register | (W) |  |  |
| X/SPX Registers | (X/SPX) |  |  |
| Y/SPY Registers | (Y/SPY) |  |  |
| Serial Data Register | (SR) |  |  |
| RAM |  | The contents of RAM before MCU reset (just before STOP instruction) are retained. |  |

## Internal Oscillator Circuit

Figure 16 outlines the internal oscillator circuit. Crystal oscillator or ceramic filter oscil-
lator can be selected as the oscillator type. Refer to table 20 to select the type. In addition, see figure 17 for layout of the crystal or ceramic filter.


Figure 16. Internal Oscillator Circuit
(2)

Figure 17. Layout of Crystal and Ceramic Filter

Table 20. Examples of Oscillator Circuits

|  | Circuit Configuration | Circuit Constants |
| :---: | :---: | :---: |
| External Clock Operation |  |  |
| Ceramic Filter Oscillator |  | Ceramic filter CSA4.00MG (Murata) <br> $\mathrm{R}_{\mathrm{f}}: 1 \mathrm{M} \Omega \pm 20 \%$ <br> $\mathrm{C}_{1}: 30 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%$ |
| Ciystal ©sillator |  | Pif: 1 Ms $\pm 20 \%$ <br> $\mathrm{C}_{1}: 10-22 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 10-22 \mathrm{pF} \pm 20 \%$ <br> Crystal: equivalent to circuit shown <br> $\mathrm{C}_{0} 7 \mathrm{pF}$ max. <br> $\mathrm{R}_{\mathrm{s}}: 100 \Omega$ max. <br> f: $1.0-4.5 \mathrm{MHz}$ |

Notes: 1. Since the circuit constants change according to the crystal and ceramic filter resonator and stray capacitance of the board, please consult with the engineers of crystal or ceramic filter maker to determine the circuit parameter.
2. Wiring between $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$, and elements should be as short as possible, and never cross other wiring. Refer to figure 17.

## Operating Modes

## Low Power Dissipation Mode

The MCU has two low power dissipation modes, standby mode and stop mode (table 21). Figure 18 is a mode transition diagram for these modes.

Standby Mode: Executing an SBY instruc-
tion puts the MCU into standby mode. In standby mode, the oscillator circuit is active and interrupts, timer/counter and serial interface working. On the other hand, the CPU stops since the clock related to the instruction execution stops. Registers, RAM, and I/O pins retain the states they were in just before the MCU went into standby mode.

Table 21. Low Power Dissipation Mode

| Condition | Standby Mode | Stop Mode |
| :--- | :--- | :--- |
| Instruction | SBY instruction | STOP instruction |
| Oscillator circuit | Active | Stopped |
| Instruction execution | Stopped | Stopped |
| Register, flag | Retained | Reset (note 1) |
| Interrupt function | Active | Stopped |
| RAM | Retained | Retained |
| Input/output pins | Retained (note 2) | High impedance |
| Timer/counter, serial | Active | Stopped |
| interface | RESET input, interrupt request | RESET input |
| Recovery method |  |  |

Notes: 1. The MCU recovers from stop mode by RESET input. Refer to table 19 for the contents of flags and registers.
2. As $I / O$ circuits are active, an $I / O$ current may flow in standby mode, depending on the state of the $\mathrm{I} / \mathrm{O}$ pins. This is an additional current added to the standby mode current dissipation.

Standby mode may be cancelled by inputting RESET or by asserting an interrupt request. In the former case the MCU is reset. If the interrupt enable flag is 1 when an interrupt request asserted, the interrupt is executed, while if it is 0 , the interrupt request is put on hold and normal instruction execution continues. In the latter case, the MCU becomes active and executes the next instruction following the SBY instruction.

Figure 19 shows the flowchart of the standby mode.

Stop Mode: Executing a STOP instruction
brings the MCU into stop mode, in which the oscillator circuit and every function of the MCU stop.

Stop mode may be cancelled by resetting the MCU. At this time, as shown in figure 20, reset input must be applied for at least $t_{\text {RC }}$ for oscillation to stabilize. (Refer to AC Characteristics table.) After stop mode is cancelled, RAM retains the state it was in just before the MCU went into stop mode, but the accumulator, B register, W register, X/SPX registers, Y/SPY registers, carry, and serial data register may not retain their contents.


Figure 18. MCU Operation Mode Transition


Figure 19. MCU Operating Flowchart in Standby Mode


Figure 20. Timing Chart of Recovering from Stop Mode

## HITACHI

## PROM Mode Pin Description

Table 22 and figure 21 describe the pin functions in PROM mode

Table 22. PROM Mode Signals

| Pin No. |  | MCU Mode |  | PROM Mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { DC-64S, } \\ & \text { DP-64S } \end{aligned}$ | FP-64E | Symbol | 1/0 | Symbol | 1/0 |
| 1 | 59 | $\mathrm{D}_{11}$ | 1/O | $\mathrm{V}_{\mathrm{CC}}$ |  |
| 2 | 60 | $\mathrm{D}_{12}$ | I/O |  |  |
| 3 | 61 | $\mathrm{D}_{13}$ | 1/O |  |  |
| 4 | 62 | D14 | 1/O |  |  |
| 5 | 63 | $\mathrm{D}_{15}$ | 1/O |  |  |
| 6 | 64 | $\mathrm{RO}_{0}$ | 1/O | $\mathrm{A}_{1}$ | 1 |
| 7 | 1 | $\mathrm{RO}_{1}$ | 1/O | $\mathrm{A}_{2}$ | I |
| 8 | 2 | $\mathrm{RO}_{2}$ | 1/0 | $\mathrm{A}_{3}$ | I |
| 9 | 3 | $\mathrm{RO}_{3}$ | 1/O | $\mathrm{A}_{4}$ | 1 |
| 10 | 4 | R10 | 1/0 | $\mathrm{A}_{5}$ | 1 |
| 11 | 5 | R11 | 1/O | $\mathrm{A}_{6}$ | I |
| 12 | 6 | R12 | 1/O | $\mathrm{A}_{7}$ | I |
| 13 | 7 | $\mathrm{R1}_{3}$ | 1/O | $\mathrm{A}_{8}$ | 1 |
| 14 | 8 | R20 | 1/O | $\mathrm{A}_{0}$ | I |
| 15 | 9 | R2 ${ }_{1}$ | I/O | $\mathrm{A}_{10}$ | 1 |
| 16 | 10 | R22 | I/O | $\mathrm{A}_{11}$ | 1 |
| 17 | 11 | R23 | 1/0 | $\mathrm{A}_{12}$ | 1 |
| 18 | 12 | RA ${ }_{0}$ | 1 | $\mathrm{V}_{\text {cc }}$ |  |
| 19 | 13 | RA ${ }_{1}$ | 1 |  |  |
| 20 | 14 | R30 | I/O | $\mathrm{A}_{13}$ | 1 |
| 21 | 15 | R31 | 1/O | $\mathrm{A}_{14}$ | I |
| 22 | 16 | $\mathrm{R}_{3} / \mathrm{NT}_{0}$ | 1/0 |  |  |
| 23 | 17 | $\mathrm{R} 33 / /{ }_{\text {NT }}^{1}$ | I/O |  |  |
| 24 | 18 | R50 | 1/0 |  |  |
| 25 | 19 | R51 | I/O |  |  |
| 26 | 20 | R52 | 1/0 |  |  |
| 27 | 21 | R53 | I/O |  |  |
| 28 | 22 | R60 | 1/O |  |  |
| 29 | 23 | R61 | 1/0 |  |  |
| 30 | 24 | R62 | 1/0 |  |  |
| 31 | 25 | $\mathrm{R6}_{3}$ | 1/0 |  |  |
| 32 | 26 | Vcc |  | VCC |  |


| Pin No. |  | MCU Mode |  | PROM Mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DC-64S, DP-64S | FP-64B | Symbol | 1/0 | Symbol | 1/0 |
| 33 | 27 | R40/SCK | I/O | $\mathrm{O}_{4}$ | 1/0 |
| 34 | 28 | R41/SI | I/O | $\mathrm{O}_{5}$ | I/O |
| 35 | 29 | R42/SO | I/O | $\mathrm{O}_{6}$ | 1/0 |
| 36 | 30 | R43 | I/O | $\mathrm{O}_{7}$ | 1/0 |
| 37 | 31 | R70 | 1/O | $\overline{\mathrm{CE}}$ | 1 |
| 38 | 32 | R71 | 1/O | $\overline{\mathrm{OE}}$ | 1 |
| 39 | 33 | R72 | 1/O |  |  |
| 40 | 34 | R73 | 1/O |  |  |
| 41 | 35 | R80 | I/O |  |  |
| 42 | 36 | R81 | I/O |  |  |
| 43 | 37 | R82 | I/O |  |  |
| 44 | 38 | R83 | 1/O |  |  |
| 45 | 39 | R90 | 1 | $\mathrm{V}_{\text {Pp }}$ |  |
| 46 | 40 | R91 | 1 | A9 | 1 |
| 47 | 41 | $\mathrm{R9}_{2}$ | 1 | $\overline{M_{0}}$ | 1 |
| 48 | 42 | $\mathrm{R9}_{3}$ | 1 | $\overline{M_{1}}$ | 1 |
| 49 | 43 | RESET | 1 | RESET | 1 |
| 50 | 44 | TEST | 1 | TEST | 1 |
| 51 | 45 | $\mathrm{OSC}_{1}$ | 1 |  |  |
| 52 | 46 | $\mathrm{OSC}_{2}$ | 0 |  |  |
| 53 | 47 | GND |  | GND |  |
| 54 | 48 | $\mathrm{D}_{0}$ | I/O | $\mathrm{O}_{0}$ | 1/0 |
| 55 | 49 | $\mathrm{D}_{1}$ | 1/O | $\mathrm{O}_{1}$ | 1/0 |
| 56 | 50 | $\mathrm{D}_{2}$ | I/O | $\mathrm{O}_{2}$ | 1/O |
| 57 | 51 | $\mathrm{D}_{3}$ | 1/O | $\mathrm{O}_{3}$ | 1/0 |
| 58 | 52 | $\mathrm{D}_{4}$ | 1/O |  |  |
| 59 | 53 | $\mathrm{D}_{5}$ | 1/O |  |  |
| 60 | 54 | $\mathrm{D}_{6}$ | 1/O |  |  |
| 61 | 55 | $\mathrm{D}_{7}$ | 1/O |  |  |
| 62 | 56 | $\mathrm{D}_{8}$ | 1/O |  |  |
| 63 | 57 | D9 | 1/0 |  |  |
| 64 | 58 | $\mathrm{D}_{10}$ | I/O | V cc |  |

Note: I/O: Input/Output Pins
I: Input Pins
O: Output Pins
$\mathbf{V}_{\text {PP }}$ (Program Voltage): $\mathrm{V}_{\mathrm{PP}}$ is the input for the program voltage ( $12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}$ ) for programming the PROM.
$\overline{\text { CE }}$ (Chip Enable): $\overline{\mathrm{CE}}$ input programs and verifies internal PROM.
$\overline{\mathrm{OE}}$ (Output Enable): $\overline{\mathrm{OE}}$ is the data output control signal for verify input.
$\mathbf{A}_{0}-\mathbf{A}_{14}$ (Address Bus): $\mathrm{A}_{0}-\mathrm{A}_{14}$ are address input pins for internal PROM.
$\mathrm{O}_{0}-\mathrm{O}_{7}$ (PROM Data Bus): $\mathrm{O}_{0}-\mathrm{O}_{7}$ are the data bus for internal PROM.
$\overline{\mathbf{M}}_{0}, \overline{\mathbf{M}}_{1}$ (Mode): $\overline{\mathrm{M}}_{0}$ and $\overline{\mathrm{M}}_{1}$ set PROM mode. PROM mode is set when $\overline{\mathrm{M}}_{0}, \overline{\mathrm{M}}_{1}$, and TEST pins are low level and RESET pin is high level.


Figure 21. PROM Mode Pin Arrangement

## Programmable ROM Operation

The HD4074019's on-chip PROM is programmed in PROM mode (figures 22-24). PROM mode is set by bringing TEST, $\overline{\mathrm{M}_{0}}$, and $\overline{\mathrm{M}}_{1}$ low, and RESET high as shown in figure 22. In PROM mode, the MCU does not operate. It can be programmed like a standard 27256 EPROM using a standard PROM programmer and a 64-to-28-pin socket adapter. Table 24 lists recommended PROM programmers and socket adapters.

Since an instruction of the HMCS400 series consists of 10 bits, the HMCS400 series microcomputer incorporate conversion circuit to use a general perpose PROM programmer. By this circuit, an instruction is read or programmed using 2 addresses, lower 5 bits and upper 5 bits as shown in figure 23. For example, if 8 kwords of on-chip PROM are programmed by a general purpose PROM programmer, 16 kbytes of addresses (\$0000\$3FFF) should be specified.

## Programming And Verification

The HD4074019 can be high-speed programmed without causing voltage stress or affecting data reliability.

Table 23 shows how programming and verification modes are selected.

Figure 24 is a programming flowchart, and figure 42 is a timing chart. For precautions on PROM programming, refer to Precautions and On-Chip EPROM reliability after programing.

## Erasing

PROMs in ceramic window packages can be erased by ultraviolet light. All erased bits become 1s.

Erasing conditions are: ultraviolet (UV) light
with wavelength $2537 \AA$ with a minimum irradiation of $15 \mathrm{~W} \cdot \mathrm{~s} / \mathrm{cm}^{2}$. These conditions are satisfied by exposing the LSI to a 12,000 $\mu \mathrm{W} / \mathrm{cm}^{2}$ UV source for $15-20$ minutes, at a distance of 1 inch.

## Precautions

1. Addresses $\$ 0000$ to $\$ 7 \mathrm{FFF}$ should be specified if the PROM is programmable by a PROM programmer. Note that the plastic package type cannot be erased and reprogrammed. (Ceramic window packages can be erased and reprogrammed by ultraviolet light.) Data in address space beyond $\$ 8000$ must be set to \$FF.
2. Be careful that the PROM programmer, socket adapter and LSI match. Using the wrong programmer of socket adapter may cause an overvoltage and damage the LSI. Make sure that the LSI is firmly fixed in the socket adapter, and that the socket adapter is firmly fixed in the programmer.
3. The PROM should be programmed with $\mathrm{V}_{\mathrm{PP}}=12.5 \mathrm{~V}$. Other PROMs use 21 V . If 21 V is applied to the HD4074019, the LSI may be permanently damaged. 12.5 V is Intel's 27256 VPP.

## On-Chip EPROM Reliability after Programming

Generally, semiconductors are reliable except for initial failures. Parts can be screened to avoid failures. Exposure to high temperature is a kind of screening which removes PROM memory cells with data hold failures in a short time. This is done to the ZTATs in the wafer stage, so ZTAT data hold charcteristics are high. Exposing the LSI to $150^{\circ} \mathrm{C}$ after user programming can effectively upgrade these characteristics. Figure 25 shows the recommeded screening flow.


Figure 22. PROM Mode Function Diagram


Figure 23. PROM Mode Memory Map

Table 23. PROM Mode Selection

|  | Pin |  |  |  |
| :--- | :---: | :---: | :---: | :--- |
| Mode | $\overline{\mathbf{C E}}$ | $\overline{\mathbf{O E}}$ | $\mathbf{V P P}_{\mathbf{p l}}$ | $\mathbf{O}_{\mathbf{0}}-\mathbf{0}$ |
| Programming | Low | High | $V_{\text {PP }}$ | Data input |
| Verify | High | Low | $V_{\text {PP }}$ | Data output |
| Programming <br> inhibited | High | High | $V_{\text {PP }}$ | High <br> impedance |

Table 24. PROM Programmers and Socket Adapters

| PROM Programmer |  | Socket Adapter |  |
| :---: | :---: | :---: | :---: |
| Maker | Type name | Maker | Type name |
| DATA I/O | 22B | Hitachi | TBD |
|  | 29B |  |  |
| AVAL Corp | PKW-1000 | Hitachi | TBD |
|  | PKW-7000 |  |  |



Figure 24. PROM Programming


* Exposure time is the time after the temperature in heater $150^{\circ} \mathrm{C}$.

Note: If programming erros occur continuously during programming with one PROM programmer, stop programming and check the PROM programmer or socket adapter.
If trouble occurs in verification after programming, or after exposure to high temperatures, please inform a Hitachi engineer.

Figure 25. Recommended Screening Flow

## Addressing Mode

## RAM Addressing Mode

As shown in figure 26, the MCU has three RAM addressing modes: register indirect addressing, direct addressing, and memory register addressing.

Register Indirect Addressing: The W register, X register, and Y register contents (10 bits) are used as the RAM address.

Direct Addressing: A direct addressing instruction consists of two words, with the word (10 bits) following the opcode used as the RAM address.

Memory Register Addressing: The memory register ( 16 digits from $\$ 020$ to $\$ 02 \mathrm{~F}$ ) is accessed by executing the LAMR and XMRA instructions.

## ROM Addressing Mode and P Instructions

The MCU has four kinds of ROM addressing modes, as shown in figure 27.

Direct Addressing Mode: The program can branch to any address in the ROM memory space by executing a JMPL, BRL, or CALL instruction. These instructions replace the 14 program counter bits ( $\mathrm{PC}_{13}$ to $\mathrm{PC}_{0}$ ) with the 14-bit immediate data.

Current Page Addressing Mode: The ROM memory space is divided into pages, with 256 words in each page. Page zero begins at address $\$ 0000$. By executing a BR instruction, the program can branch to an address in the current page. This instruction replaces the low-order eight bits of the program counter ( $\mathrm{PC}_{7}$ to $\mathrm{PC}_{0}$ ) with the 8 -bit immediate data.

When $B R$ is on a page boundary ( $256 \mathrm{n}+{ }^{-} 255$ ) (figure 28), executing a BR instruction transfers the PC contents to the next page, due to the hardware architecture. Consequently, the program branches to the next page when the $B R$ is used on a page boundary. The HMCS400 series cross macro assembler has an automatic paging facility for ROM pages.

Zero Page Addressing Mode: By executing a CAL instruction, the program can branch to the zero page subroutine area, which is located at \$0000-\$003F. When a CAL instruction is executed, 6-bits of immediate data are placed in the low- order six bits of the program counter ( $\mathrm{PC}_{5}$ to $\mathrm{PC}_{0}$ ) and Os are placed in the high-order eight bits ( $\mathrm{PC}_{13}$ to $\mathrm{PC}_{6}$ ).

Table Data Addressing: By executing a TBR instruction, the program can branch to the address determined by the contents of the 4 -bit immediate data, accumulator, and $B$ register.

P Instruction: ROM data addressed by table data addressing can be referred to by a $P$ instruction (figure 29). When bit 8 in the referenced ROM data is 1,8 bits of ROM data are written into the accumulator and $B$ register. When bit 9 is 1,8 bits of ROM data are written into the R1 and R2 port output register. When both bits 8 and 9 are 1, ROM data are written into the accumulator and $B$ register and also to the R1 and R2 port output register at the same time.

The $P$ instruction has no effect on the program counter.


Register Indirect Addressing


Direct Addressing


Memory Register Addressing

Figure 26. RAM Addressing Modes

Instruction 1st Word
Instruction 2nd Word


Direct Addressing


Current Page Addressing


Zero Page Addressing


Table Data Addressing

Figure 27. ROM Addressing Modes


Figure 28. BR Instruction Branch Destination on Pages Boundary


Figure 29. P Instruction

## Instruction Set

The HD404019, HD4074019 provides 101 instructions which are classified into 10 groups as follows:

1. Immediate instructions
2. Register-to-register instructions
3. RAM address instructions
4. RAM register instructions
5. Arithmetic instructions
6. Compare instructions
7. RAM bit manipulation instructions
8. ROM address instructions
9. Input/output instructions
10. Control instructions

Tables 25-34 list their functions, and table 35 is an opcode map.

Table 25. Immediate Instructions

| Operation | Mnemonic | Operation | Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Immediate | LAl i | 10001 |  | $i \rightarrow A$ |  | 1/1 |
| Load B from Immediate | LBI i | 1000 | $000 i_{3} \quad i_{2} \quad i_{1} i_{0}$ | $i \rightarrow B$ |  | 1/1 |
| Load Memory from Immediate | LMID i,d | 01110 $\mathrm{d}_{9} \mathrm{~d}_{8} \mathrm{~d}_{7} \mathrm{~d}_{6}$ | $\begin{array}{llllll}1 & 0 & i_{3} & i_{2} & i_{1} & i_{0}\end{array}$ <br> $d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \rightarrow M$ |  | 2/2 |
| Load Memory from Immediate, Increment $Y$ | LMIIY i | 10100 |  | $i \rightarrow M, Y+1 \rightarrow Y$ | NZ | 1/1 |

Table 26. Register-to-Register Instructions

| Operation | Mnemonic | Operation | Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from B | LAB | 0001 | 001000 | $B \rightarrow A$ |  | 1/1 |
| Load B from A | LBA | 0011 | 001000 | $A \rightarrow B$ |  | 1/1 |
| Load A from W | LAW | $\begin{array}{llll} 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 \end{array}$ | $\begin{array}{llllll} 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 \end{array}$ | $W \rightarrow A$ |  | $\begin{aligned} & 2 / 2 \\ & \text { (Note) } \end{aligned}$ |
| Load A from $Y$ | LAY | 0010 | $\begin{array}{lllllll}1 & 0 & 1 & 1 & 1 & 1\end{array}$ | $Y \rightarrow A$ |  | 1/1 |
| Load A from SPX | LASPX | 0001 | 101000 | SPX $\rightarrow$ A |  | 1/1 |
| Load A from SPY | LASPY | 0001 | 011000 | SPY $\rightarrow$ A |  | 1/1 |
| Load A from MR | LAMR m | 10001 | $11 \mathrm{~m}_{3} \mathrm{~m}_{2} \mathrm{~m}_{1} \mathrm{~m}_{0}$ | $\mathrm{MR}(\mathrm{m}) \rightarrow \mathrm{A}$ |  | 1/1 |
| Exchange MR and A | XMRA m | 1011 | $11 \mathrm{~m}_{3} \mathrm{~m}_{2} \mathrm{~m}_{1} \mathrm{~m}_{0}$ | $\mathrm{MR}(\mathrm{m})-\mathrm{A}$ |  | 1/1 |

Note: An operand is provided for the second word of LAW and LWA instruction by assembler automatically.

Table 27. RAM Address Instructions


Note: An operand is provided for the second word of LAW and LWA instruction by the assembler automatically.

Table 28. RAM Register Instructions


Note: $\quad(X Y)$ and $(X)$ have the following meaning:

1. The instructions with (XY) have 4 mnemonics and 4 object codes for each (example of LAM (XY) is given below).
The op-code X or Y is assembled as follows.

| Mnemonic | $\mathbf{y}$ | $\mathbf{x}$ | Function |
| :--- | :--- | :--- | :--- |
| LAM | 0 | 0 |  |
| LAMX | 0 | 1 | $X \mapsto S P X$ |
| LAMY | 1 | 0 | $Y \mapsto S P Y$ |
| LAMXY | 1 | 1 | $X \mapsto S P X, Y \mapsto S P Y$ |

2. The instructions with $(X)$ have 2 mnemonics and 2 object codes for each (example of $\operatorname{LMAIY}(X)$ is given below).
The op-code $X$ is assembled as follows.

| Mnemonic | $\mathbf{x}$ | Function |
| :--- | :--- | :--- |
| LMAIY | 0 |  |
| LMAIYX | 1 | $\mathrm{X} \mapsto$ SPX |

Table 29. Arithmetic Instructions


Note: $\quad \cap$ : Logical AND
U : Logical OR
$\oplus$ : Exclusive OR

Table 30. Compare Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Immediate Not Equal to Memory | INEM i |  | $i \neq M$ | NZ | 1/1 |
| Immediate Not Equal to Memory | INEMD i,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \neq M$ | NZ | 2/2 |
| A Not Equal to Memory | ANEM | 000000000001000 | $A \neq M$ | $N Z$ | 1/1 |
| A Not Equal to Memory | AMEMD d | $\begin{array}{cccccccccc} 0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ | $A \neq M$ | NZ | 2/2 |
| B Not Equal to Memory | BNEM | 000001000001100 | $B \neq M$ | NZ | 1/1 |
| Y Not Equal to Immediate | YNEI i |  | $Y \neq i$ | NZ | 1/1 |
| Immediate Less or Equal to Memory | ILEM i |  | $i \leqq M$ | NB | 1/1 |
| Immediate Less or Equal to Memory | ILEMD i, d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \leqq M$ | NB | 2/2 |
| A Less or Equal to Memory | ALEM | 000000001001000 | $A \leqq M$ | NB | 1/1 |
| A Less or Equal to Memory | ALEMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \leqq M$ | NB | 2/2 |
| B Less or Equal to Memory | BLEM | $\begin{array}{llllllllll}0 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ | $B \leqq M$ | NB | 1/1 |
| A Less or Equal to Immediate | ALEl i |  | $A \leqq i$ | NB | 1/1 |

Table 31. RAM Bit Manipulation Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set Memory Bit | SEM $n$ |  | $1 \rightarrow M(n)$ |  | 1/1 |
| Set Memory Bit | SEMD n,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $1 \rightarrow M(n)$ |  | 2/2 |
| Reset Memory Bit | REM $n$ |  | $\mathrm{O} \rightarrow \mathrm{M}(\mathrm{n})$ |  | 1/1 |
| Reset Memory Bit | REMD n, d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $\mathrm{O} \rightarrow \mathrm{M}(\mathrm{n})$ |  | 2/2 |
| Test Memory Bit | TM n |  |  | $M(n)$ | 1/1 |
| Test Memory Bit | TMD n, d | $\begin{array}{llllllllll}0 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & n_{1} & n_{0}\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | $M(n)$ | 2/2 |

Table 32. ROM Address Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Branch on Status 1 | BR b | $11 b_{7} b_{6} b_{5} b_{4} b_{3} b_{2} b_{1} b_{0}$ |  | 1 | 1/1 |
| Long Branch on Status 1 | BRL u | $\begin{array}{lllllll}0 & 1 & 0 & 1 & 1 & p_{3} p_{2} p_{1} p_{0}\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Long Jump Unconditionally | JMPL u | $0101011 p_{3} p_{2} p_{1} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  |  | 2/2 |
| Subroutine Jump on Status 1 | CAL a |  |  | 1 | 1/2 |
| Long Subroutine Jump on Status 1 | CALL u | $\begin{array}{lllllll}0 & 1 & 0 & 1 & 1 & 0 & p_{3} p_{2} \\ p_{1}\end{array} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Table Branch | TBR p | $\begin{array}{llllllllllll}0 & 0 & 1 & 0 & 1 & 1\end{array} p_{3} p_{1} p_{0}$ |  |  | 1/1 |
| Return from Subroutine | RTN | 0000010000 |  |  | 1/3 |
| Return from Interrupt | RTNI | 0000010001 | $1 \rightarrow 1 / E$ <br> CA Restore | ST | 1/3 |

Table 33. Input/Output Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Function } \\ & \hline 1 \rightarrow D(Y) \end{aligned}$ | Status | Words/ Cycles <br> 1/1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set Discrete I/O Latch | SED | 0 | 0 | 1 | 1 | 1 |  | 0 | 1 | 0 | 0 |  |  |  |
| Set Discrete 1/O Latch Direct | SEDD m | 1 | 0 | 1 | 1 | 1 |  | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ |  | $1 \rightarrow \mathrm{D}(\mathrm{m})$ |  | 1/1 |
| Reset Discrete I/O Latch | RED | 0 | 0 | 0 | 1 | 1 |  | 0 | 1 | 0 | 0 | $0 \rightarrow \mathrm{D}(\mathrm{Y})$ |  | 1/1 |
| Reset Discrete I/O Latch Direct | REDD m | 1 |  | 0 |  | 1 |  | $\mathrm{m}_{3}$ |  | $\mathrm{m}_{1}$ |  | $0 \rightarrow \mathrm{D}(\mathrm{m})$ |  | 1/1 |
| Test Discrete I/O Latch | TD | 0 | 0 | 1 | 1 | 1 |  | 0 | 0 | 0 | 0 |  | D(Y) | 1/1 |
| Test Discrete 1/O Latch Direct | TDD m | 1 | 0 | 1 | 0 | 1 |  | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $m_{1}$ |  |  | $D(m)$ | 1/1 |
| Load A from R Port Register | LAR m | 1 |  | 0 | 1 | 0 |  |  |  | $\mathrm{m}_{1}$ |  | $R(m) \rightarrow A$ |  | 1/1 |
| Load B from R Port Register | LBR m | 1 |  |  |  | 0 |  | $\mathrm{m}_{3}$ |  |  |  | $R(m) \rightarrow B$ |  | 1/1 |
| Load R Port Register from A | LRA m | 1 | 0 | 1 | 1 | 0 |  | $1 \mathrm{~m}_{3}$ | $\mathrm{m}_{2}$ |  |  | $A \rightarrow R(m)$ |  | 1/1 |
| Load R Port Register from B | LRB m | 1 | 0 | 1 | 1 | 0 |  | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ |  |  | $B \rightarrow R(m)$ |  | 1/1 |
| Pattern Generation | Pp | 0 | 1 | 1 | 0 | 1 |  | $\mathrm{p}_{3}$ | $p_{2}$ |  |  |  |  | 1/2 |

Table 34. Control Instructions

| Operation | Mnemonic | Operation Code |  | Function | Words/ <br> Cycles |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| No Operation | NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $1 / 1$ |  |  |  |  |  |  |  |  |  |  |  |
| Start Serial | STS | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |

Table 35. Opcode Map


## Absolute Maximum Ratings

| Item | Symbol | Value | Unit | Note |
| :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | V cc | -0.3 to +7.0 | V |  |
| Programming Voltage | $V_{\text {PP }}$ | -0.3 to +14 | V | 13 |
| Terminal Voltage | $V_{T}$ | -0.3 to $V_{C C}+0.3$ | V | 3 |
|  |  | $V_{C C}-42$ to $V_{C C}+0.3$ | V | 4 |
| Total Allowance of Input Current | $\Sigma \mathrm{lo}$ | 50 | mA | 5 |
| Maximum Input Current | 10 | 15 | mA | 7, 8 |
| Maximum Output Current | $-\mathrm{lo}$ | 4 | mA | 9, 10 |
|  |  | 6 | mA | 9, 11 |
|  |  | 30 | mA | 9, 12 |
| Total Allowance of Output Current | $-\Sigma l_{0}$ | 150 | mA | 6 |
| Operating Temperature | Topr | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

Notes: 1. Permanent damage may occur if Absolute Maximum Ratings are exceeded. Normal operation should be under the conditions of Electrical Characteristics. If these conditions are exceeded, it may cause a malfunction or affect the reliability of LSI.
2. All voltages are with respect to GND.
3. Standard pins.
4. High-voltage pins.
5. Total allowance of input current is the total sum of input current which flows in from all I/ O pins to GND simultaneously.
6. Total allowance of output current is the total sum of the output current which flows out from Vcc to all I/O pins simultaneously.
7. Maximum input current is the maximum amount of input current from each $1 / O$ pin to GND.
8. $D_{0}-D_{3}$ and R3-R8.
9. Maximum output current is the maximum amount of output current from $\mathrm{V}_{\mathrm{CC}}$ to each $\mathrm{I} / \mathrm{O}$ pin.
10. $\mathrm{D}_{0}-\mathrm{D}_{3}$ and R3-R8.
11.RO-R2.
12. $\mathrm{D}_{4}-\mathrm{D}_{15}$.
13. Applied to HD4074019.

## HD4074019 Electrical Characteristics

DC Characteristics
( $\mathrm{V}_{\mathrm{Cc}}=5 \mathrm{~V} \pm 10 \%$, GND $=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{disp}}=\mathrm{V}_{\mathrm{Cc}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{Cc}}, \mathrm{T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted.)

| Item | Symbol | Pin | Min | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\frac{\mathrm{RESET}}{\mathrm{INT}_{0}}, \overline{\mathrm{SCK}},$ | 0.8 V CC | $V_{C C}+0.3$ | V |  |  |
|  |  | OSC $_{1}$ | $\mathrm{V}_{\text {cc }}-0.5$ | $v_{c c}+0.3$ | V |  |  |
|  |  | SI | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}+0.3$ | v |  |  |
| Input Low Voltage | VIL | $\begin{aligned} & \frac{\mathrm{RESET}}{\mathrm{INT}_{0}}, \overline{\overline{\mathrm{SCK}}}, \overline{I_{1}} \end{aligned}$ | -0.3 | $0.2 \mathrm{~V}_{\text {cc }}$ | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | -0.3 | 0.5 | V |  |  |
|  |  | SI | -0.3 | $0.3 \mathrm{~V}_{\mathrm{CC}}$ | V |  |  |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \overline{\mathrm{SCK}}, \\ & \text { SO } \end{aligned}$ | $V_{c c}-1.0$ |  | V | $-\mathrm{I}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ |  |
|  |  |  | $V_{C C}-0.5$ |  | V | $-\mathrm{IOH}^{\text {O }}=0.5 \mathrm{~mA}$ |  |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \overline{S C K}, \\ & \text { SO } \end{aligned}$ |  | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  |
| Input/Output <br> Leakage <br> Current | \|IIL |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $V_{C C}$ | 1 |
| Current <br> Dissipation in Active Mode | ICC | $\mathrm{V}_{\text {cc }}$ |  | TBD | mA | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 2,5 |
| Current Dissipation in Standby Mode | $\mathrm{I}_{\text {SBY }}$ | Vcc |  | TBD | mA | Maximum logic operation $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 3,5 |
| Current Dissipation in Stop Mode | $\mathrm{I}_{\text {stop }}$ | $V_{C C}$ |  | TBD | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {in }}(\overline{T E S T})=V_{C C}-0.3 \mathrm{~V} \text { to } \\ & V_{C C}, V_{\text {in }}(\text { RESET })=0 \mathrm{~V} \\ & \text { to } 0.3 \mathrm{~V} \end{aligned}$ | 4 |
| Stop Mode Retain Voltage | $V_{\text {stop }}$ | Vcc | 2 |  | V |  |  |

Notes: 1. Excluding pull-up MOS current and output buffer current.
2. The MCU is in the reset state. Input/output current does not flow.

- MCU in reset state, operation mode
- RESET, TEST: Vcc
- Do-D3, R3-R9: Vcc
- $\mathrm{D}_{4}-\mathrm{D}_{15}, \mathrm{RO}-\mathrm{R} 2, \mathrm{RA}_{0}, \mathrm{RA}_{1}: \mathrm{V}_{\text {disp }}$

3. The timer/counter operates with the fastest clock. Input/output current does not flow.

- MCU in standby mode
- Input/output in reset state
- Serial interface: Stop
- RESET: GND
- TEST: VCC
- $D_{0}-D_{3}, R 3-R 9: V_{c c}$
- $\mathrm{D}_{4}-\mathrm{D}_{15}, \mathrm{RO}$-R2, $\mathrm{RA}_{0}, \mathrm{RA}_{1}$ : $\mathrm{V}_{\text {disp }}$

4. Excluding pull-down MOS current.
5. When $f_{\text {osc }}=x \mathrm{MHz}$, estimate the current dissipation as follows: Max value @ $x \mathrm{MHz}=x / 4 \times(\max$ value @ 4 MHz$)$

| Input/Output Characteristics for Standard Pin <br> $\left(V_{c c}=5 \mathrm{~V} \pm 10 \%, G N D=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}\right.$ to $\mathrm{V}_{\mathrm{cc}}, \mathrm{T}_{\mathrm{a}}=-\mathbf{2 0}{ }^{\circ} \mathrm{C}$ to $+\mathbf{7 5}{ }^{\circ} \mathrm{C}$, unless otherwise noted.) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Item | Symbol | Pin | Min | Max | Unit | Test Conditions | Note |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \text { R3-R5 } \\ & \text { R9 } \end{aligned}$ | $0.7 \mathrm{~V}_{\mathrm{cc}}$ | $V_{C C}+0.3$ | V |  |  |
| Input Low Voltage | VIL | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \text { R3-R5 } \\ & \text { R9 } \end{aligned}$ | -0.3 | 0.3 V cc | V |  |  |
| Output Low Voltage | VoL | $\begin{aligned} & D_{0}-D_{3}, \\ & R 3-R 8 \end{aligned}$ |  | 0.4 | V | $\mathrm{lOL}^{2}=1.6 \mathrm{~mA}$ |  |
| Input/Output Leakage Current | $\left\|I_{\text {IL }}\right\|$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3-\mathrm{R} 8, \mathrm{R9}_{1}-\mathrm{Rg}_{3} \end{aligned}$ |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{Cc}}$ | 1 |
|  |  | R 90 |  | 20 | $\mu \mathrm{A}$ |  |  |

Note: 1. Pull-up MOS current and output buffer current are excluded.

| Input/Output Characteristics for High Voltage Pin <br> ( $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%$, GND $=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}, \mathrm{T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted.) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Item | Symbol | Pin | Min | Max | Unit | Test Conditions | Note |
| Input High Voltage | $\mathrm{V}_{1} \mathrm{H}$ | $\begin{aligned} & D_{4}-D_{15}, \\ & R 0, R 1, R 2, \\ & R A_{0}, R A_{1}, \end{aligned}$ | $0.7 \mathrm{~V}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | , |  |
| Input Low Voltage | VIL | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{15}, \\ & R 0, R 1, R 2, \\ & R A_{0}, R A_{1}, \end{aligned}$ | $V_{C C}-40$ | 0.3 V CC | V |  |  |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{D}_{4}$ - $\mathrm{D}_{15}$ | $V_{C C}-3.0$ |  | V | $-\mathrm{I}_{\mathrm{OH}}=15 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  |
|  |  |  | $V_{C C}-2.0$ |  | V | $-\mathrm{I}_{\mathrm{OH}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  |
|  |  |  | $V_{C C}-1.0$ |  | V | $-\mathrm{I}_{\mathrm{OH}}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  |
|  |  | R0-R2 | $V_{C C}-3.0$ |  | V | $-\mathrm{I}_{\mathrm{OH}}=3 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  |
|  |  |  | $V_{C C}-2.0$ |  | V | $-\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  |
|  |  |  | $V_{C C}-1.0$ |  | V | $-\mathrm{I}_{\mathrm{OH}}=0.8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  |
| Output Low Voltage | VoL | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{15} \\ & \mathrm{RO} \mathrm{R} 2 \end{aligned}$ |  | $\mathrm{V}_{\mathrm{CC}}-34$ | V | $150 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{CC}}-40$ |  |
| Input/Output Leakage Current | $\left\|\mathrm{I}_{\text {L }}\right\|$ | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{15}, \\ & R O-R 2, \\ & R A_{0}, R A_{1} \end{aligned}$ |  | 20 | $\mu \mathrm{A}$ | $V_{\text {in }}=V_{C C}-40 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}$ | 1 |

Note: 1. Pull-down MOS current and output buffer current are excluded.

## HITACHI

| AC Characteristics <br> $\left(V_{c c}=5 \mathrm{~V} \pm 10 \%, G N D=0 \mathrm{~V}, \mathrm{~V}_{\text {diap }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}\right.$ to $\mathrm{V}_{\mathrm{cc}}, \mathrm{T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted.) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| Oscillation Frequency | $\mathrm{f}_{\text {osc }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ | 0.2 | 4 | 4.5 | MHz | divide by 4 |  |
| Instruction Cycle Time | $\mathrm{t}_{\text {cyc }}$ |  | 0.89 | 1 | 20 | $\mu \mathrm{s}$ | divide by 4 |  |
| Oscillator Stabilization Time |  | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  |  | 20 | ms |  | 1 |
| External Clock High, Low Level Width | $\mathrm{t}_{\mathrm{CPH}} \text {. }$ $t_{C P L}$ | OSC ${ }_{1}$ | 92 |  |  | ns | divide by 4 | 2 |
| External Clock Rise Time | ${ }_{\text {tcPr }}$ | OSC 1 |  |  | 20 | ns |  | 2 |
| External Clock Fall Time |  | OSC ${ }_{1}$ |  |  | 20 | ns |  | 2 |
| $\overline{\text { INT }}_{0}$ High Level Width |  | $\overline{\mathrm{INT}}_{0}$ | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 3 |
| INTo Low Level Width |  | $\mathrm{INT}_{0}$ | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 3 |
| $\overline{I N T}_{1}$ High Level Width |  | $\overline{\mathrm{INT}}_{1}$ | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 3 |
| $\overline{\text { INT }}_{1}$ Low Level Width |  | $\overline{\mathrm{INT}}_{1}$ | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 3 |
| RESET High Level Width | $\mathrm{t}_{\text {RSTH }}$ | RESET | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 4 |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ | All pins exept $\mathrm{R} 9_{0}$ |  |  | 30 | pF | $\begin{aligned} & f=1 \mathrm{MHz} \\ & V_{\text {in }}=0 \mathrm{~V} \end{aligned}$ |  |
|  |  | R90 |  |  | 180 | pF |  |  |
| RESET Fall Time | $\mathrm{t}_{\text {RSTf }}$ |  |  |  | 20 | ms |  | 4 |
| Notes: 1. Oscillator stabilization time is the time until the oscillator stabilizes after $V_{c c}$ reaches its minimum allowable voltage after power-on, or after RESET goes high. At power-on or STOP mode release, RESET must be kept high for at least $t_{\text {RC }}$. Since $t_{\text {RC }}$ depends on the crystal or ceramic filter's circuit constant and stray capacitance, please get the manufacturer's advice when designing the RESET circuit. (See figure 30) <br> 2. See figure 31. <br> 3. See figure 32. <br> 4. See figure 33. |  |  |  |  |  |  |  |  |

```
( \(\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%\), \(\mathbf{G N D}=0 \mathrm{~V}, \mathrm{~V}_{\text {diap }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}\) to \(\mathrm{Vcc}, \mathrm{T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\), unless
otherwise noted.)
```

Notes: 1. Oscillator stabilization time is the time until the oscillator stabilizes after $\mathrm{V}_{\mathrm{cc}}$ reaches its minimum allowable voltage after power-on, or after RESET goes high. At power-on or STOP mode release, RESET must be kept high for at least trc. Since trc depends on the crystal or ceramic filter's circuit constant and stray capacitance, please get the manufacturer's advice when designing the RESET circuit. (See figure 30)
2. See figure 31.
3. See figure 32.
4. See figure 33.

## Serial Interface Timing Characteristics

```
(Vcc = 5 V \pm 10%,GND = 0 V, V disp = Vcc - 40 V to Vcc, Ta}=-2\mp@subsup{0}{}{\circ}\textrm{C}\mathrm{ to + 75 C,
otherwise noted.)
```

| Item | Symbol | Pin | Min | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer Clock Cycle Time | ${ }_{\text {tscyc }}$ | $\overline{\text { SCK }}$ (Output) | 1 |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 1. 2 |
| Transfer Clock <br> High, Low Level Width | tscku tsckl. | $\overline{\text { SCK }}$ (Output) | 0.4 |  | $\mathrm{t}_{\text {cyc }}$ |  | 1. 2 |
| Transfer Clock Rise, Fall Time | tsckr tsckf | $\overline{\text { SCK }}$ (Output) |  | 40 | ns |  | 1. 2 |
| Transfer Clock Cycle Time | ${ }_{\text {tscyc }}$ | $\overline{\text { SCK }}$ <br> (Input) | 1 |  | $\mathrm{t}_{\text {cyc }}$ |  | 1 |
| Transfer Clock High, Low Level Width | tscku tsckl | $\overline{\text { SCK }}$ (Input) | 0.4 |  | $\mathrm{t}_{\text {cyc }}$ |  | 1 |
| Transfer Clock END Detect High Level Width | tsckud | SCK (Input) | 1 |  | $\mathrm{t}_{\text {cyc }}$ |  | 1 |
| Transfer Clock Rise, Fall Time | tsckr <br> tsckf | $\overline{\text { SCK }}$ (Input) |  | 40 | ns |  | 1 |
| Serial Output Data Delay Time | toso | SO |  | 300 | ns |  | 1. 2 |
| Serial Input Data Set-up Time | tssi | SI | 100 |  | ns |  | 1 |
| Serial Input Data Hold Time | $\mathrm{t}_{\mathrm{HSI}}$ | SI | 200 |  | ns |  | 1 |

Note: 1. See figure 34
2. See figure 35


Figure 30. Oscillator Circuit


Figure 31. Oscillator Timing
$\overline{\mathrm{NT}_{\mathrm{T}}}, \overline{\mathrm{INT}_{1}}$


Figure 32. Interrupt Timing


Figure 33. Reset Timing


Notes: 1. $V_{c c}-2.0 \mathrm{~V}$ and 0.8 V are the threshold voltage for transfer clock output. $0.8 \mathrm{~V}_{\mathrm{CC}}$ and $0.2 \mathrm{~V}_{\mathrm{CC}}$ are the threshold voltage for transfer clock input.
2. After 8 clocks are transferred through $\overline{\mathrm{SCK}}$, at least $\mathrm{t}_{\mathrm{SCKHD}}$ must pass before the next serial interface transfer clock comes into $\overline{\mathrm{SCK}}$. If the next transfer clock comes into $\overline{S C K}$ within $t_{S C K H D}$, the serial interface request flag can't be set.

Figure 34. Timing Diagram of Serial Interface


Figure 35. Timing Load Circuit

## HD404019 Electrical Characteristics

## DC Characteristics

$\left(V_{c c}=3.5 \mathrm{~V}\right.$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-\mathbf{4 0} \mathrm{V}$ to $\mathrm{V}_{\mathrm{cc}}, \mathrm{T}_{\mathrm{a}}=-\mathbf{2 0} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ )

| Item | Symbol | Pin | Min | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\frac{\text { RESET, }}{\overline{\mathrm{NT}}_{0}, \overline{\mathrm{SCK}}}$ | $0.8 \mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |  |
|  |  | SI | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | $\mathrm{V}_{\mathrm{Cc}}-0.5$ | $\mathrm{V}_{\mathrm{cc}}+0.3$ | v |  |  |
| Input Low Voltage | VIL | $\frac{\text { RESET, } \overline{\text { SCK }}}{\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}_{1}}}$ | -0.3 | $0.2 V_{C C}$ | V |  |  |
|  |  | SI | -0.3 | $0.3 \mathrm{~V}_{\mathrm{CC}}$ | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | -0.3 | 0.5 | V |  |  |
| Output High Voltage | VOH | $\begin{aligned} & \overline{\mathrm{SCK}}, \\ & \text { SO } \end{aligned}$ | $V_{C C}-1.0$ |  | v | $-\mathrm{I}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ |  |
|  |  |  | $\mathrm{v}_{\mathrm{Cc}}-0.5$ |  | $v$ |  |  |
| Output Low Voltage | VoL | $\begin{aligned} & \overline{\mathrm{SCK}}, \\ & \text { So } \end{aligned}$ |  | 0.4 | $v$ | $\mathrm{lOL}=1.6 \mathrm{~mA}$ |  |
| Input/Output Leakage Current | $\|11 \mathrm{IL}\|$ | $\begin{aligned} & \frac{\text { RESET, }}{\mathrm{INT}_{0}, \overline{\mathrm{SNT}}} \\ & \mathrm{SI}_{1}, \mathrm{SO}, \\ & \mathrm{OSC}_{1}, \end{aligned}$ |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{Cc}}$ | 1 |
| Current Dissipation in Active Mode | ICC | $\mathrm{V}_{\mathrm{cc}}$ |  | TBD | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz}, \div 4 \end{aligned}$ | 2,5 |


| Item | Symbol | Pin | Min | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current <br> Dissipation in Standby Mode | $\mathrm{I}_{\text {SBY }}$ | $\mathrm{V}_{\text {cc }}$ |  | TBD | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz}, \div 4 \end{aligned}$ | 3, 5 |
| Current Dissipation in Stop Mode | $\mathrm{I}_{\text {stop }}$ | $V_{C C}$ |  | TBD | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {in }}(\overline{T E S T})=V_{C C}-0.3 \mathrm{~V} \text { to } \\ & V_{C C} ; V_{\text {in }}(R E S E T)=0 \mathrm{~V} \text { to } \\ & 0.3 \mathrm{~V} \end{aligned}$ | 4 |
| Stop Mode Retain Voltage | $V_{\text {stop }}$ | VCC | 2 |  |  | V |  |

Notes: 1. Excluding pull-up MOS current and output buffer current.
2. The MCU is in the reset state. Input/output current does not flow.

- MCU in reset state, operation mode
- RESET, TEST: VCc
- Do-D3, R3-R9: Vcc
- $\mathrm{D}_{4}-\mathrm{D}_{15}, \mathrm{RO}-\mathrm{R} 2, \mathrm{RA}_{0}, \mathrm{RA}_{1}: \mathrm{V}_{\text {disp }}$

3. The timer/counter operates with the fastest clock. Input/output current does not flow.

- MCU in standby mode
- Input/output in reset state
- Serial interface: Stop
- RESET: GND
- TEST: VCc
- $\mathrm{D}_{0}-\mathrm{D}_{3}, \mathrm{R} 3-\mathrm{R9}: \mathrm{V}_{\mathrm{cc}}$
- $\mathrm{D}_{4}-\mathrm{D}_{15}, \mathrm{RO}-\mathrm{R} 2, \mathrm{RA}_{0}, \mathrm{RA}_{1}$ : $\mathrm{V}_{\text {disp }}$

4. Excluding pull-down MOS current.
5. When $f_{\text {osc }}=x M H z$, estimate the current dissipation as follows:

Max value @ $\mathrm{x} \mathrm{MHz}=x / 4 \times(\max$ value @ 4 MHz$)$

| Input/Output Characteristics for Standard Pins$\left(V_{c c}=3.5 \mathrm{~V} \text { to } 6 \mathrm{~V}, G N D=0 \mathrm{~V}, \mathrm{~V}_{\text {diap }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{Cc}}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| Input High Voltage | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{D}_{0}-\mathrm{D}_{3}$. R3-R5, R9 | 0.7 V cc |  | $V_{C C}+0.3$ | V |  |  |
| Input Low Voltage | $V_{\text {IL }}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \text { R3-R5, } \\ & \text { R9 } \end{aligned}$ | -0.3 |  | 0.3 V Cc | V |  |  |
| Output High Voltage | V OH | $\begin{aligned} & \mathrm{DO}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3-\mathrm{R8} \end{aligned}$ | $V_{C C}-1.0$ |  |  | V | $-\mathrm{IOH}=1.0 \mathrm{~mA}$ | 1 |
|  |  | $\begin{aligned} & D_{0}-D_{3}, \\ & R 3-R 8 \end{aligned}$ | $V_{C C}-0.5$ |  |  | V | $-\mathrm{IOH}^{\text {O }}=0.5 \mathrm{~mA}$ | 1 |
| Output Low Voltage | VOL | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3-\mathrm{R} 8 \end{aligned}$ |  |  | 0.4 | v | $\mathrm{lOL}=1.6 \mathrm{~mA}$ |  |
| Input/Output Leakage Current | $\|1 / 2\|$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3-\mathrm{R9} \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | 2 |
| Pull-Up MOS Current | $-l_{p}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3} \\ & \mathrm{R} 3-\mathrm{R} 9 \end{aligned}$ | TBD | TBD | TBD | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{in}}=0 \mathrm{~V}$ | 3 |

Notes: 1. Applied to $\mathrm{I} / \mathrm{O}$ pins with CMOS output selected by mask option.
2. Pull-up MOS current and output buffer current are excluded.
3. Applied to $\mathrm{I} / \mathrm{O}$ pins with pull-up MOS selected by mask option.

| Input/Output Characteristics for High Voltage Pins <br> $\left(V_{c c}=3.5 \mathrm{~V}\right.$ to $6 \mathrm{~V}, \mathrm{GND}=\mathbf{0} \mathrm{V}, \mathrm{V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-\mathbf{4 0} \mathrm{V}$ to $\mathrm{V}_{\mathrm{cc}}, \mathrm{T}_{\mathrm{a}}=-\mathbf{2 0} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| Input High Voltage | $\mathrm{V}_{1 \mathrm{H}}$ | $\begin{aligned} & D_{4}-D_{15}, \\ & R 0, R 1, R 2, \\ & R A_{0}, R A_{1} \end{aligned}$ | 0.7 V CC |  | $V_{\text {cC }}+0.3$ | V |  |  |
| Input Low Voltage | $V_{\text {IL }}$ | $\begin{aligned} & D_{4}-D_{15}, \\ & R 0, R 1, R 2, \\ & R A_{0}, R A_{1} \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}-40$ |  | 0.3 VCC | V |  |  |
| Output High Voltage | VOH | $\mathrm{D}_{4}-\mathrm{D}_{15}$ | $V_{C C}-3.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=15 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 20 \%$ |  |
|  |  |  | $V_{\text {CC }}-2.0$ |  |  | V | $-\mathrm{I}_{0 H}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 20 \%$ |  |
|  |  |  | $V_{C C}-1.0$ |  |  | V | $-\mathrm{IOH}_{\text {O }}=4 \mathrm{~mA}$ |  |
|  |  | RO-R2 | $V_{C C}-3.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=3 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 20 \%$ |  |
|  |  |  | $\mathrm{V}_{\text {CC }}-2.0$ |  |  | v | $-\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 20 \%$ |  |
|  |  |  | $V_{\text {CC }}-1.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=0.8 \mathrm{~mA}$ |  |
| Output Low Voltage | VoL | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{15}, \\ & \mathrm{RO} \mathrm{R} 2 \end{aligned}$ |  |  | $\mathrm{V}_{\mathrm{CC}}-37$ | V | $\mathrm{V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ | 1 |
|  |  | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{15}, \\ & \mathrm{RO} \mathrm{R} 2 \end{aligned}$ |  |  | $V_{C C}-37$ | V | $150 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ | 2 |
| Input/Output Leakage Current | $\left\|I_{\text {IL }}\right\|$ | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{15}, \\ & \mathrm{RO}_{2} \mathrm{R2}, \\ & \mathrm{RA}_{0}, \mathrm{RA}_{1} \end{aligned}$ |  |  | 20 | $\mu \mathrm{A}$ | $V_{\text {in }}=V_{C C}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | 3 |
| Pull-Down MOS Current | $I_{d}$ | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{15}, \\ & R 0-R 2, \\ & R A_{0}, R A_{1} \end{aligned}$ | TBD | TBD | TBD | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {disp }}=V_{\mathrm{CC}}-35 \mathrm{~V}, \\ & V_{\text {in }}=V_{\mathrm{CC}} \end{aligned}$ | 4 |

Notes: 1. Applied to I/O pins with pull-down MOS selected by mask option.
2. Applied to I/O pins without pull-down MOS (PMOS open drain) selected by mask option.
3. Pull-down MOS current and output buffer current are excluded.
4. Applied to $\mathrm{I} / \mathrm{O}$ pins with pull-down MOS selected by mask option.

AC Characteristics

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test <br> Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillation Frequency | $\mathrm{f}_{\text {osc }}$ | $\mathrm{osc}_{1}, \mathrm{osc}_{2}$ | 0.2 | 4 | 4.5 | MHz | divide by 4 |  |
| Instruction Cycle Time | $\mathrm{t}_{\text {cyc }}$ |  | 0.89 | 1 | 20 | $\mu \mathrm{s}$ |  |  |
| Oscillator Stabilization Time | $\mathrm{t}_{\mathrm{RC}}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  |  | 20 | ms |  | 1 |
| External Clock High, Low Level Width | $\begin{aligned} & \mathbf{t}_{\mathrm{CPH}}, \\ & \mathbf{t}_{\mathrm{CPL}} \end{aligned}$ | $\mathrm{OSC}_{1}$ | 92 |  |  | ns | divide by 4 | 2 |
| External Clock Rise Time | ${ }_{\text {t }}^{\text {c }}$ Pr | $\mathrm{OSC}_{1}$ |  |  | 20 | ns |  | 2 |
| External Clock Fall Time | ${ }_{\text {t }}^{\text {cPf }}$ | $\mathrm{OSC}_{1}$ |  |  | 20 | ns |  | 2 |
| $\overline{\mathrm{INT}}_{0}$ High Level Width | $\mathrm{tiOH}^{\text {H}}$ | $\mathrm{INT}_{0}$ | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 3 |
| INT 0 Low Level Width | tiol | $\overline{\mathrm{INT}}_{0}$ | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 3 |
| INT, High Level Width | $\mathrm{t}_{11 \mathrm{H}}$ | $\overline{\mathrm{INT}}_{1}$ | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 3 |
| $\overline{\text { INT }}{ }_{1}$ Low Level Width | $t_{11}$ | $\overline{\text { INT }}_{1}$ | 2 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 3 |
| RESET High Level Width | $\mathrm{t}_{\text {RSTH }}$ | RESET | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 4 |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ | All pins |  |  | 30 | pF | $\begin{aligned} & f=1 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{in}}=0 \mathrm{~V} \end{aligned}$ |  |
| RESET Fall Time | $t_{\text {RSTf }}$ |  |  |  | 20 | ms |  | 4 |

Notes: 1. Oscillator stabilization time is the time until the oscillator stabilizes after $V_{c c}$ reaches its minimum allowable voltage ( 3.5 V ) after power-on, or after RESET goes high. At poweron or stop mode release, RESET must be kept high for at least $t_{R c}$. Since $t_{R C}$ depends on the crystal or ceramic filter's circuit constant and stray capacitance, please get the manufacturer's advice when designing the RESET circuit. (See figure 36)
2. See figure 37.
3. See figure 38.
4. See figure 39.

## Serial Interface Timing Characteristics

| Item | Symbol | Pin | Min | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer Clock Cycle Time | ${ }_{\text {tscyc }}$ | $\overline{\text { SCK }}$ <br> (Output) | 1 |  | $\mathrm{t}_{\text {cyc }}$ |  | 1. 2 |
| Transfer Clock High, Low Level Width | $\begin{aligned} & \text { tsCKH } \\ & \text { tsCKL } \end{aligned}$ | $\overline{\text { SCK }}$ <br> (Output) | 0.4 |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 1. 2 |
| Transfer Clock Rise, Fall Time | ${ }^{\text {tsCKI }}$ tsckf | $\overline{\text { SCK }}$ <br> (Output) |  | 40 | ns |  | 1. 2 |
| Transfer Clock Cycle Time | ${ }_{\text {tscyc }}$ | $\begin{aligned} & \overline{\mathrm{SCK}} \\ & \text { (Input) } \end{aligned}$ | 1 |  | $\mathrm{t}_{\text {cyc }}$ |  | 1 |
| Transfer Clock High, Low Level Width | tsCKH tsck | $\overline{\text { SCK }}$ <br> (Input) | 0.4 |  | $\mathrm{t}_{\text {cyc }}$ |  | 1 |
| Transfer Clock END Detect High Level Width | tSCKHD | $\overline{\text { SCK }}$ <br> (Input) | 1 |  | $\mathrm{t}_{\text {cyc }}$ |  | 1 |
| Transfer Clock Rise, Fall Time | tsCKr ${ }^{\text {tsCKf }}$ | $\overline{\text { SCK }}$ <br> (Input) |  | 40 | ns |  | 1 |
| Serial Output Data Delay Time | $t_{\text {DSO }}$ | So |  | 300 | ns |  | 1. 2 |
| Serial Input Data Set-up Time | ${ }_{\text {tssi }}$ | SI | 100 |  | ns |  | 1 |
| Serial Input Data Hold Time | ${ }^{\text {HSSI }}$ | SI | 200 |  | ns |  | 1 |

Notes: 1. See figure 40.
2. See figure 41.

## Crystal oscillator



Crystal: 4.194304 MHz NC-18C (Nihon Denpa Kogyo)

$$
\begin{aligned}
& R_{f}: 1 \mathrm{M} \Omega \pm 20 \% \\
& \mathrm{C}_{1}: 22 \mathrm{pF} \pm 20 \% \\
& \mathrm{C}_{2}: 22 \mathrm{pF} \pm 20 \%
\end{aligned}
$$

Ceramic filter oscillator


Ceramic filter: CSA 4.00 MG (Murata)
$R_{f}: 1 \mathrm{M} \Omega \pm 20 \%$
$\mathrm{C}_{1}: 30 \mathrm{pF} \pm 20 \%$
$\mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%$

Figure 36. Oscillator Circuit


Figure 37. Oscillator Timing
$\overline{\mathbf{N T T}_{0}}, \overline{\mathbf{N T}_{1}}$


Figure 38. Interrupt Timing


Figure 39. Reset Timing


Notes: $1 . \mathrm{V}_{\mathrm{cc}}-2.0 \mathrm{~V}$ and 0.8 V are the threshold voltages for transfer clock output. $0.7 \mathrm{~V}_{\mathrm{cc}}$ and 0.22 V cc are the threshoid voltages for transfer clock input.
2. After 8 clocks are transferred through $\overline{\mathrm{SCK}}$, at least $\mathrm{t}_{\mathrm{SCKHD}}$ must pass before the next serial interface transfer clock comes into $\overline{\mathrm{SCK}}$. If the next transfer clock comes into $\overline{\mathrm{SCK}}$ within $\mathrm{t}_{\mathbf{S C K}} \mathrm{HD}_{\mathrm{D}}$, the serial interface request flag can't be set.

Figure 40. Timing Diagram of Serial Interface


Figure 41. Timing Load Circuit

## Programming Electrical Characteristics for HD4074019 Write and Verify Mode

## DC Characteristics

( $\mathrm{V}_{\mathrm{cc}}=6 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{Pp}}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$, unless otherwise noted)

| Item |  | Symbol | Min Typ | Max | Unit Test Condition |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Input high voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}, \mathrm{~A}_{0}-\mathrm{A}_{14}, \overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 2.2 | $\mathrm{~V}_{\mathrm{CC}}+0.3$ | V |  |
| Input low voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}, \mathrm{~A}_{0}-\mathrm{A}_{14}, \overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ | $\mathrm{V}_{\mathrm{IL}}$ | -0.3 | 0.8 | V |  |
| Output high voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}$ | $\mathrm{~V}_{\mathrm{OH}}$ | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ |
| Output low voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}$ | $\mathrm{~V}_{\mathrm{OL}}$ |  | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |
| Input leakage current | $\mathrm{O}_{0}-\mathrm{O}_{7}, \mathrm{~A}_{0}-\mathrm{A}_{14}, \overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ | $\left\|\mathrm{I}_{\mathrm{LI}}\right\|$ |  | 2 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{in}}=5.25 \mathrm{~V} / 0.5 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{CC}}$ current | ICC |  | 30 | mA |  |  |
| $\mathrm{~V}_{\text {PP }}$ current |  | $\mathrm{I}_{\mathrm{PP}}$ | 40 | mA |  |  |

AC Characteristics
( $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | Test Condition



Figure 42. PROM Programming/Verify Timing

## Read Mode

## DC Characteristics

$\left(V_{c c}=5 \mathrm{~V} \pm 10 \%, V_{P P}=V_{c c} \pm 0.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Item | Symbol | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Test Condition |  |  |  |  |  |
| Input Leakage Current | $\mathrm{I}_{\mathrm{LI}}$ |  | 1 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {in }}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$ |
| Output Leakage Current | $\mathrm{I}_{\mathrm{LO}}$ |  | 1 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {out }}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$ |
| Program Current | $\mathrm{I}_{\mathrm{PP}}$ |  | 1 | 100 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}+0.6 \mathrm{~V}$ |  |  |  |  |  |
| Current Dissipation <br> Active Mode | $\mathrm{I}_{\mathrm{CC}}$ |  | 30 | mA |  |
| Input Voltage | $\mathrm{V}_{\mathrm{IL}}$ | -0.3 | 0.8 | V |  |
|  | $\mathrm{~V}_{\mathrm{IH}}$ | 2.2 | $\mathrm{~V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |  |  |
| Output Voltage | $\mathrm{V}_{\mathrm{OL}}$ |  | 0.40 | V | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |
|  | $\mathrm{~V}_{\mathrm{OH}}$ | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ |

## AC Characteristics

( $V_{C C}=5 \mathrm{~V} \pm 10 \%, V_{P P}=V_{C C} \pm 0.6 \mathrm{~V}, T_{a}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol Min | Max | Unit | Test Condition | Note |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Access Time | $\mathrm{t}_{\mathrm{ACC}}$ |  | 500 | ns | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  |
| $\overline{\overline{\mathrm{CE}} \text { Output Delay Time }}$ | $\mathrm{t}_{\mathrm{CE}}$ |  | 500 | ns | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  |
| $\overline{\mathrm{OE}}$ Output Delay Time | $\mathrm{t}_{\mathrm{OE}}$ | 10 | 150 | ns | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  |
| Output Disable Delay Time | $\mathrm{t}_{\mathrm{DF}}$ | 0 | 105 | ns | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ | 1 |
| Data Output Hold Time | $\mathrm{t}_{\mathrm{OH}}$ | 0 |  | ns | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  |

Note: 1. tof is defined when output becomes open because output level cannot be defined.


Figure 44. PROM Read Timing

| HD404019 |
| :--- |
| MASK OPTION LIST |


| Date of Order |  |
| :--- | :--- |
| Customer |  |
| Dept. |  |
| Name |  |
| ROM Code Name |  |
| LSI Type Number <br> (Hitachi's entry) |  |

(1) 1/O Option
Note (I/O options masked by $\quad 2$ are not available.)


* Please enter " 0 " in applicable item for I/O option selection.
A; Without Pull-up MOS (NMOS Open Drain)
B; With Pull-up MOS
C; CMOS (not be used as Input)

D; Without Pull-down MOS (PMOS Open Drain)
E; With Pull-down MOS
(2) $R A_{1} / V_{\text {disp }}$
(3) Package

| RA $_{1} /$ V $_{\text {disp }}$ |
| :--- |
| $\square$ RA $_{1}$ : Without Pull-down MOS (D) |
| $\square$ V $_{\text {disp }}$ |

* Please enter check marks (䁖, $\mathrm{X}, ~ \vee$ ) in applicable item.

* Please enter check marks ( $\quad \mathrm{B}, \mathrm{X}$ ) in applicable item.

Note) $R A_{1} / V_{\text {disp }}$ has to be selected as $V_{\text {disp }}$ pin even if one high voltage pin is specified as " $E$ ".
(4) Divider (DIV)


Check List of Application
(5) ROM Code Media

| ROM Code Media |
| :---: |
| [] EPROM: Emulator Type |
| $\square$ EPROM: EPROM On-Package Microcom- |
| puter Type |

(A) Oscillator (CPG option)

| CPG <br> option | $\square$ Ceramic Filter |
| :--- | :--- |
|  | $\square$ Crystal |
|  | $\square$ External Clock |

* Please enter check marks (圆, $X, \vee$ ) in applicable item.


## HD614P080S/HD614P0160S

The HD614P080S and HD614P0160S are 4-bit single chip microcomputers which have mounted a standard EPROM 2764/27128/27256 for program memory.

The HD614P080S and HD614P0160S are pin-compatible with the mask ROM type HMCS402/404/408, but have some differences with them as shown in Table 33. By modifying the program in the EPROM, they can be used for the evaluation of the HMCS402/404/408, or for small-scale production.

- hardware features
- 4-bit Architecture
- Application to $4 k, 8 k$ or $16 k$ words $\times 10$ bits of EPROM 4096 words $\times 10$ bits . . . . . HN482764, HN27C64 8192 words $\times 10$ bits . . . . . HN4827128 16384 words $\times 10$ bits . . . . HN27C256
- Data Memory (RAM) Capacity . . . . . . . 576 digits $\times 4$ bits
- 58 I/O Pins - $26 \mathrm{I} / \mathrm{O}$ pins are high voltage up to 40 V (max).
- 2 Timer/Counters

11-bit Prescaler
8 -bit Free Running Counter
8-bit Auto-reload Timer/Event Counter

- Clocked Synchronous 8 -bit Serial Interface
- 5 Interrupts

External 2
Timer/Counter 2
Serial Interface 1

- Subroutine Stack

Up to 16 levels including interrupts

- Minimum Instruction Execution Time; $1.33 \mu \mathrm{~s}$
- 2 Low Power Modes

Standby - Stops instruction execution while keeping clock generator and interrupt functions included Timer/Counter and Serial Interface in operation
Stop - Stops instruction execution and clock generation while retaining RAM data

- Clock Generator

External Connection of Crystal Resonator or Ceramic Filter Resonator (externally drivable)

- Power Voltage Range; $5 \mathrm{~V} \pm 10 \%$
- I/O Pin Circuit Form

All standard pins are "without pull-up MOS".
All high voltage pins are "without pull-down MOS".

- Shrink Type 64 Pin EPROM On-package


## - SOFTWARE FEATURES

- Software Compatible with HMCS402/404/408
- Instruction Set Similar to and More Powerful than HMCS4O Series; 99 Instructions
- High Programming Efficiency with 10 -bit ROM/Word; 79 instructions are single word instructions.
- Direct Branch to All ROM Area
- Direct or Indirect Addressing to All RAM Area
- Subroutine Nesting Up to 16 Levels Including Interrupts
- Binary and BCD Arithmetic Operation
- Powerful Logic Arithmetic Operation
- Pattern Generation - Table Look Up Capability -
- Bit Manipulation for Both RAM and I/O
- PROGRAM DEVELOPMENT SUPPORT TOOLS
- Cross assembler and simulator software for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PC
- PIN ARRANGEMENT

| HD614P080S | HD614P0160S |
| :---: | :---: |
| (Top View) | (Top View) |

RECOMMENDED APPLICABLE EPROM

| Type No. | Program Memory Capacity | $\mathrm{f}_{\text {ox }}(\mathrm{MHz}$ ) | EPROM Type No. |
| :---: | :---: | :---: | :---: |
| HD614P080S | 4096 words | 4 | HN27C84.30 |
|  |  | 6 | HN27C64-25 HN482764 |
|  | 8192 words | 4 | HN4827128.45 |
|  |  | 6 | HN4827128.25 |
| H0614P0160S | 16384 words | 4 | HN27C256-30 |
|  |  | 6 | HN27C256-26 |



## - ABSOLUTE MAXIMUM RATINGS

| Item | Symbol | Value | Unit | Note |
| :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\text {cc }}$ | -0.3 to +7.0 | V |  |
| Pin Voltage | $\mathrm{V}_{\mathrm{T}}$ | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | 3 |
|  |  | $\mathrm{V}_{\mathrm{CC}}-45$ to $\mathrm{V}_{\text {cc }}+0.3$ | V | 4 |
| Total Allowance of Input Currents | $\mathrm{SIO}_{0}$ | 50 | mA | 5 |
| Total Allowance of Output Currents | $-\Sigma \mathrm{I}_{0}$ | 150 | mA | 6 |
| Maximum Input Current | Io | 15 | mA | 7.8 |
| Maximum Output Current | $-10$ | 4 | mA | 9, 10 |
|  |  | 6 | mA | 9,11 |
|  |  | 30 | mA | 9,12 |
| Operating Temperature | $\mathrm{T}_{\text {opr }}$ | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

(Note 1) Permanent damage may occur if "Absolute Maximum Ratings" of the LSI or the EPROM are exceeded. Normal operation should be under the conditions of "Electrical Characteristics". If these conditions are exceeded, it may cause the malfunction and affect the reliability of LSI.
(Note 2) All voltages are with respect to GND
(Note 3) Applied to standard pins.
(Note 4) Applied to high voltage I/O pins.
(Note 5) Total allowance of input current is the total sum of input current which flow in from all I/O pins to GND simultaneously.
(Note 6) Total allowance of output current is the total sum of the output current which flow out from $\mathrm{V}_{\mathrm{CC}}$ to all I/O pins simultaneously.
(Note 7) Maximum input current is the maximum amount of input current from each I/O pin to GND.
(Note 8) Applied to $\mathrm{D}_{0} \sim \mathrm{D}_{3}$ and $\mathrm{R} 3 \sim \mathrm{R8}$.
(Note 9) Maximum output current is the maximum amount of output current from $\mathrm{V}_{\mathrm{CC}}$ to each I/O pin.
(Note 10) Applied to $\mathrm{D}_{0} \sim \mathrm{D}_{3}$ and $\mathrm{R} 3 \sim \mathrm{R} 8$.
(Note 11) Applied to RO~R2.
(Note 12) Applied to $\mathrm{D}_{4} \sim \mathrm{D}_{15}$.

- ELECTRICAL CHARACTERISTICS
- DC CHARACTERISTICS (VCC $=\mathbf{4 . 5 V}$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $+75^{\circ} \mathrm{C}$, if not specified.)

| Item | Symbol | Pin Name | Test Conditions |  | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | min | typ | max |  |  |
| Input "High" <br> Voltage | $\mathrm{V}_{\mathrm{IH}}$ | RESET SCR, INTo, INT 1 |  |  | $0^{0.7 V_{c c}}$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
|  |  | SI |  |  | $0.7 \mathrm{~V}_{\text {cc }}$ | - | $V_{\text {cc }}+0.3$ | V |  |
|  |  | $\mathrm{OSC}_{1}$ |  |  | $\mathrm{V}_{\mathrm{cc}}-0.5$ | - | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
| Input "Low" Voltage | $V_{\text {IL }}$ | RESET, SCK, INTo, INTi |  |  | -0.3 | - | 0.22 V cc | V |  |
|  |  | SI |  |  | -0.3 | - | 0.22 V cc | $\checkmark$ |  |
|  |  | OSC1 |  |  | -0.3 | - | 0.5 | V |  |
| Output "High" Voltage | $\mathrm{V}_{\mathrm{OH}}$ | SCK, SO | $-\mathrm{I}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ |  | $\mathrm{V}_{\mathrm{cc}}-1.0$ | - | - | V |  |
|  |  |  | $-\mathrm{I}_{\mathrm{OH}}=0.01 \mathrm{~mA}$ |  | $\mathrm{V}_{\text {cc }-0.3}$ | - | - | V |  |
| $\begin{aligned} & \text { Output "Low" } \\ & \text { Voltage } \end{aligned}$ | $\mathrm{V}_{\mathrm{OL}}$ | SCK, SO | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  | - | - | 0.4 | V |  |
| Input/Output Leakage Current | HILI | RESET, $\overline{\text { SCK }}$ INTo, iNTI, SI, SO, OSC 1 | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ |  | - | - | 1 | $\mu \mathrm{A}$ | 1 |
| Current Dissipation in Operation Mode | Icc | $\mathrm{V}_{\text {cc }}$ | $V_{\text {cc }}=5 \mathrm{~V}$ | Crystal or Ceramic Filter Respnator $\mathrm{f}_{\text {osc }}=4 \mathrm{MHz}$ | - | - | 2.0 | mA | 2,5 |
| Current <br> Dissipation in <br> Standby Mode | $\mathrm{I}_{\text {SBY } 1}$ | V cc | Maximum Logic Operation $V_{C C}=5 \mathrm{~V}$ | Crystal or Ceramic Filter Resonator $f_{\text {osc }}=4 \mathrm{MHz}$ | - | - | 1.2 | mA | 3,5 |
|  | ISBY2 | $\mathrm{V}_{\mathrm{cc}}$ | Minimum Logic Operation $V_{C C}=5 \mathrm{~V}$ | Crystal or Ceramic Filter Resonator $\mathrm{f}_{\text {osc }}=4 \mathrm{MHz}$ | - | - | 0.9 | mA | 4,5 |
| Current Dissipation in Stop Mode | $\mathrm{I}_{\text {stop }}$ | $\mathrm{V}_{\mathrm{cc}}$ | $\begin{aligned} & \mathrm{V}_{\text {in }} \text { (TEST } \\ & \mathrm{V}_{\text {in }} \text { (RESE } \end{aligned}$ | $\begin{aligned} = & =V_{C C} \\ & V_{C C}-0.3 V \\ \mathrm{~T}) & =0 \sim 0.3 V \end{aligned}$ | - | - | 10 | $\mu \mathrm{A}$ |  |
| Stop Mode Retain Voltage | $\mathrm{V}_{\text {stop }}$ | $\mathrm{V}_{\mathrm{cc}}$ |  |  | 2.0 | - | - | V |  |

(Note 1) Output buffer current are excluded.
(Note 2) The MCU is in the reset state. The input/output current does not flow
Test Conditions: MCU state; Reset state in Operation Mode


- $D_{4} \sim D_{15}, R 0 \sim R 2, R_{A 0}, R_{A 1}-V_{C C} \sim V_{C C}-40 V$
(Note 3) The timer/counter with the fastest clock and input/output current does not flow.
Test Conditions: MCU state; - Standby Mode
- Input/Output; Reset state
- TIMER-A; $\div 2$ prescaler divide ratio
- TIMER-B; $\div 2$ prescaler divide ratio
- SERIAL; Stop

Pin state; RESET - GND voltage

- TEST - $V_{C}$ voltage
- $D_{0} \sim D_{3}, R 3 \sim R 9-V_{C c}$ voltage
- $\mathrm{D}_{4} \sim \mathrm{D}_{15}, \mathrm{RO} \sim \mathrm{R} 2, \mathrm{R}_{\mathrm{AO}}, \mathrm{R}_{\mathrm{A} 1}-\mathrm{V}_{\mathrm{CC}} \sim \mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$
(Note 4) The timer/counter with the slowest clock and input/output current does not flow.
Test Conditions: MCU state; $1 \bullet$ Standby Mode
- Input/Output; Reset state
- TIMER-A; $\div 2048$ prescaler divide ratio
- TIMER-B; $\div 2048$ prescaler divide ratio
- SERIAL; Stop


## Pin state: - RESET - GND voltage

- TEST - V $\mathrm{V}_{\text {CC }}$ voltage
- $D_{0} \sim D_{3}, R 3 \sim R 9-V_{C C}$ voltage
$-D_{4} \sim D_{15}, R O \sim R 2, R_{A O}, R_{A 1}-V_{C C} \sim V_{C C}-40 \mathrm{~V}$
(Note 5) The consumption of current in operation and standby mode is proportional to fosc. When fosc $=x[\mathrm{MHz}]$, the value of each current is calculated as follows.
max. value $\left(f_{\text {osc }}-x\right)=\frac{x}{4} \times$ max. value ( $\left.f_{\text {osc }}=4[\mathrm{MHz}]\right)$.
- INPUT/OUTPUT CHARACTERISTICS FOR STANDARD PIN
$\left(V_{C C}=4.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $+75^{\circ} \mathrm{C}$, if not specified.)

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| $\begin{aligned} & \text { Input "High" } \\ & \text { Voltage } \end{aligned}$ | $\mathrm{V}_{\text {IH }}$ | $\begin{aligned} & D_{0} \sim D_{3}, \\ & R 3 \sim R 5, R 9 \end{aligned}$ |  | $0.7 V_{\text {cc }}$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
| Input "Low" Voltage | $V_{\text {IL }}$ | $\begin{aligned} & D_{0} \sim D_{3}, \\ & \text { R3 } \sim \text { R5, R9 } \end{aligned}$ |  | -0.3 | - | $0.22 V_{\text {cc }}$ | V |  |
| Output "Low" Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \bar{U}_{0} \sim \mathrm{D}_{3}, \\ & \mathrm{R} 3 \sim \mathrm{RB} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ | - | - | 0.4 | V |  |
| Input/Output Leakage Current | $\left\|I_{\text {IL }}\right\|$ | $\begin{aligned} & D_{0} \sim D_{3}, \\ & \text { R3 } \sim \text { R9 } \end{aligned}$ | $V_{\text {in }}=0 V-V_{c c}$ | - | - | 1 | $\mu \mathrm{A}$ | 1 |

(Note 1) Output buffer current are excluded.

- INPUT/OUTPUT CHARACTERISTICS FOR HIGH VOLTAGE PIN $\left(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $+75^{\circ} \mathrm{C}$, if not specified.)

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\min$ | typ | max |  |  |
| Input "High" Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & D_{4} \sim D_{15}, R 1 \\ & R 2, R_{A 0}, R_{A 1} \end{aligned}$ |  | $0.7 V_{\text {cc }}$ | - | $\mathrm{V}_{\mathrm{Cc}}+0.3$ | V |  |
| Input "Low" Voltage | $V_{\text {IL }}$ | $\begin{aligned} & \mathrm{D}_{4} \sim \mathrm{D}_{15}, \mathrm{R}_{1} \\ & \mathrm{R} 2, \mathrm{R}_{\mathrm{A} 0}, \mathrm{R}_{\mathrm{A} 1} \end{aligned}$ |  | $V_{C C}-40$ | - | $0.22 V_{C C}$ | V |  |
| Output "High" Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{D}_{4} \sim \mathrm{D}_{15}$ | $\begin{aligned} & -I_{\mathrm{OH}}=15 \mathrm{~mA} \\ & -I_{\mathrm{OH}}=9 \mathrm{~mA} \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{V}_{\mathrm{cc}}-3.0 \\ \mathrm{v}_{\mathrm{cc}}-2.0 \\ \hline \end{array}$ | - | - | V |  |
|  |  | $R 0 \sim R 2$ | $\begin{aligned} & -I_{\mathrm{OH}}=3 \mathrm{~mA} \\ & -\mathrm{I}_{\mathrm{OH}}=1.8 \mathrm{~mA} \end{aligned}$ | $\frac{\mathrm{V}_{\mathrm{cc}}-3.0}{\mathrm{v}_{\mathrm{cc}}-2.0}$ | - | - | V |  |
| Output "Low" Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & D_{4} \sim D_{15} \\ & R 0 \sim R 2 \end{aligned}$ | $150 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ | - | - | $V_{C C-37}$ | V |  |
| Input/Output Leakage Current | $\\|$ IL | $\begin{aligned} & D_{4} \sim D_{15} \\ & R_{0} \sim R_{2} \\ & R_{A 0}, R_{A 1} \end{aligned}$ | $V_{\text {in }}=V_{c c}-40 \mathrm{~V}$ to $V_{c c}$ | - | - | 20 | $\mu \mathrm{A}$ | 1 |

(Note 1) Output buffer current are excluded.

- AC CHARACTERISTICS ( $\mathrm{V}_{\mathbf{c c}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{GND}=\mathbf{0 V}, \mathrm{Ta}=\mathbf{- 2 0}$ to $+\mathbf{7 5}{ }^{\circ} \mathrm{C}$, if not specified.)

| Item |  | Symbol | Pin Name | Test <br> Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\min$ |  |  | typ | max |  |  |
|  | Oscillation Frequency |  | $f_{\text {osc }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  | 0.4 | - | 6.2 | MHz |  |
|  | Instruction Cycle Time | $\mathrm{t}_{\mathrm{cyc}}$ |  |  | 1.29 | - | 20 | $\mu \mathrm{s}$ | , |
|  | Oscillator Stabilization Time | $t_{\text {RC }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  | - | - | 20 | ms | 1 |
|  | Oscillation Frequency | $f_{\text {osc }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  | 0.4 | - | 6.2 | MHz |  |
|  | Instruction Cycle Time | $\mathrm{t}_{\mathrm{cyc}}$ |  |  | 1.29 | - | 20 | $\mu \mathrm{s}$ |  |
|  | Oscillator Stabilization Time | $\mathrm{t}_{\mathrm{RC}}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  | - | - | 20 | ms | 1 |
|  | External Clock Frequency | $\mathrm{f}_{\mathrm{CP}}$ | $\mathrm{OSC}_{1}$ |  | 0.4 | - | 6.2 | MHz | 2 |
|  | External Clock "High" Level Width | ${ }^{\text {t }}$ CPH | $\mathrm{OSC}_{1}$ |  | 70 | - | - | ns | 2 |
|  | External Clock "Low" Level Width | ${ }^{\text {c CPL }}$ | $\mathrm{OSC}_{1}$ |  | 70 | - | - | ns | 2 |
|  | External Clock Rise Time | ${ }^{\text {t }}{ }_{\text {cr }}$ | $\mathrm{OSC}_{1}$ |  | - | - | 20 | ns | 2 |
|  | External Clock Fall Time | ${ }^{\text {t }} \mathrm{CPf}$ | $\mathrm{OSC}_{1}$ |  | - | - | 20 | ns | 2 |
|  | Instruction Cycle Time | $\mathrm{t}_{\mathrm{cyc}}$ |  |  | 1.29 | - | 20 | $\mu \mathrm{s}$ | 2 |
| INTo "High" Level Width |  | $\mathrm{t}_{1 \mathrm{OH}}$ | $\overline{\text { INT0 }}$ |  | 2 | - | - | $\mathrm{t}_{\text {cyc }}$ | 3 |
| INT0 "Low" Level Width |  | $\mathrm{t}_{10 \mathrm{~L}}$ | $\overline{\text { TNTo }}$ |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 3 |
| $\overline{\mathrm{INT}_{1}}$ "High" Level Width |  | $\mathrm{t}_{11 \mathrm{H}}$ | $\overline{\text { TNT }_{1}}$ |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 3 |
| INT ${ }_{1}$ "Low" Level Width |  | $\mathrm{t}_{11 \mathrm{~L}}$ | $\overline{\mathrm{NT}_{1}}$ |  | 2 | - | - | $\mathrm{t}_{\text {cyc }}$ | 3 |
| RESET "High" Level Width |  | $\mathrm{t}_{\text {RSTH }}$ | RESET |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 4 |
| Input Capacitance |  | $\mathrm{C}_{\text {in }}$ | all pins | $\begin{aligned} & f=1 \mathrm{MHz} \\ & V_{\text {in }}=0 \mathrm{~V} \end{aligned}$ | - | - | 15 | pF |  |
| Reset Fall Time |  | $\mathrm{t}_{\text {RSTf }}$ |  |  | - | - | 20 | ms | 4 |

(Note 1) Oscillator stabilization time is the time until the oscillator stabilizes after $\mathrm{V}_{\mathrm{C}}$ reaches its minimum allowable voltage $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ after power-on, or after RESET goes high. At power-on or STOP mode release, RESET must be kept high for at least tRC. Since ${ }^{\text {t }}$ RC depends on the crystal or ceramic filter's circuit constant and stray capacitance, please get the manufacturer's advice when designing the RESET circuit.


Crystal: 6.0 [MHz]
NC-18C (Nihon Denpa Kogyo)
$\mathrm{R}_{\mathrm{f}}=1[\mathrm{M} \Omega] \pm 2 \%, \mathrm{C}_{1}=\mathrm{C}_{2}=20[\mathrm{pF}] \pm 20 \%$


Ceramic filter: CSA6.00 MG (Murata)
$R_{f}=1[M \Omega] \pm 2 \%, C_{1}=C_{2}=30[p F] \pm 20 \%$
(Note 2)

(Note 3)
$\overline{\mathbf{N T}_{0}}, \overline{\mathrm{INT}}$

(Note 4)
RESET


- SERIAL INTERFACE TIMING CHARACTERISTICS
( $\mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{Ta}_{\mathrm{a}}=-20$ to $+75^{\circ} \mathrm{C}$, if not specified.)
- At Transfer Clock Output

| Item | Symbol | Pin Name | Test <br> Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Transfer Clock Cycle Time | $\mathrm{t}_{\text {Seyc }}$ | $\overline{\text { SCK }}$ | (Note 2) | 1 | - | - | $\mathrm{t}_{\text {cyc }}$ | 1,2 |
| Transfer Clock "High" Level Width | $\mathrm{tsCKH}^{\text {chen }}$ | SCK | (Note 2) | 0.5 | - | - | ${ }^{\text {t }}$ Scre | 1,2 |
| Transfer Clock "Low" Level Width | $\mathrm{t}_{\text {sckL }}$ | SCK | (Note 2) | 0.5 | - | - | ${ }^{\text {t }}$ scyc | 1,2 |
| Transfer Clock Rise Time | ${ }_{\text {tsckr }}$ | SCK | (Note 2) | - | - | 100 | ns | 1,2 |
| Transfer Clock Fall Time | ${ }_{\text {t }}^{\text {sck }}$ f | SCK | (Note 2) | - | - | 100 | ns | 1,2 |
| Serial Output Data Delay Time | toso | SO | (Note 2) | - | - | 250 | ns | 1,2 |
| Serial Input Data Setup Time | ${ }_{\text {tss }}$ | SI |  | 300 | - | - | ns | 1 |
| Serial Input Data Hold Time | $\mathrm{t}_{\mathrm{HSI}}$ | SI |  | 150 | - | - | is | 1 |

- At Transfer Clock Input

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Transfer Clock Cycle Time | ${ }^{\text {tscyc }}$ | $\overline{\text { SCK }}$ |  | 1 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 1 |
| Transfer Clock "High" Level Width | ${ }^{\text {tsCKH }}$ | SCK |  | 0.5 | - | - | ${ }^{\text {tseyc }}$ | 1 |
| Transfer Clock "Low" Level Width | ${ }_{\text {tsckl }}$ | $\overline{\text { SCK }}$ |  | 0.5 | - | - | ${ }_{\text {tsayc }}$ | 1 |
| Transfer Clock Rise Time | ${ }_{\text {tsckr }}$ | $\overline{\text { SCK }}$ |  | - | - | 100 | ns | 1 |
| Transfer Clock Fall Time | $\mathrm{t}_{\text {Sck }}$ | SCK |  | - | - | 100 | ns | 1 |
| Serial Output Data Delay Time | toso | SO | (Note 2) | - | - | 250 | ns | 1, 2 |
| Serial Input Data Set-up Time | ${ }_{\text {tss }}$ | SI |  | 300 | - | - | ns | 1 |
| Serial Input Data Hold Time | $\mathrm{t}_{\mathrm{HSI}}$ | SI |  | 150 | - | - | ns | 1 |

(Note 1) Timing Diagram of Serial Interface



- CHARACTERISTICS CURVE (REFERENCE DATA)


ICC vs. $f_{\text {osc }}$ characteristic (crystal, ceramic resonator)

$I_{\text {SBY }}$ vs. $\mathrm{f}_{\text {osc }}$ characteristics (crystal, ceramic resonator)


$I_{\mathrm{CC}}$ vs. $\mathrm{V}_{\mathrm{CC}}$ characteristic (crystal, ceramic resonator)

$I_{S B Y}$ vs. $V_{\text {CC }}$ characteristics (crystal, ceramic resonator)

$-\mathrm{I}_{\mathrm{OH}} \min$. vs. $\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OH}}\right)$ characteristics
( $\mathrm{D}_{4} \sim \mathrm{D}_{15}$ pins)


- DESCRIPTION OF PIN FUNCTIONS

Input and output signals of MCU are described below.

- GND, $\mathbf{V}_{\mathbf{c c}}, \mathrm{V}_{\text {disp }}$

These are power supply pins. Connect GND pin to Earth $(0 \mathrm{~V})$ and apply $\mathrm{V}_{\mathrm{CC}}$ power supply voltage to $\mathrm{V}_{\mathrm{CC}}$ pin. $\mathrm{R}_{\mathrm{Al}} /$ $\mathrm{V}_{\text {disp }}$ pin is used for $\mathrm{R}_{\mathrm{A} 1}$ as all high voltage pins are "without pull-down MOS" (PMOS open drain).

- TEST

TEST pin is not for users application. Connect it to $\mathrm{V}_{\mathrm{CC}}$.

- RESET

RESET pin is used to reset MCU. For details, see "RESET"

- OSC 1, OSC $_{2}$

These are input pins to the internal clock generator circuit. They can be connected to crystal resonator, ceramic filter resonator, or external oscillator circuit. For details, see "INTERNAL OSCILLATOR CIRCUIT."

- D-port (Do to $D_{15}$ )

D-port is a l-bit Input/Output common port. $D_{0}$ to $D_{3}$ are
standard type, $\mathrm{D}_{4}$ to $\mathrm{D}_{15}$ are for high voltage. For details, see "INPUT/OUTPUT".

- R-port (RO to RA)

R-port is a 4 -bit Input/Output port. (only RA is 2 -bit construction.) R0 and R6 to R8 are output ports, R9 to RA are input ports, and R1 to R5 are Input/Output common ports. R0 to R2 and RA are the high voltage ports, R3 to R9 are the standard ports. $\mathrm{R}_{32}, \mathrm{R}_{33}, \mathrm{R}_{40}, \mathrm{R}_{41}$, and $\mathrm{R}_{42}$ are also available as $\overline{\mathrm{INT}_{0}}, \overline{\mathrm{INT}_{1}}, \overline{\mathrm{SCK}}, \mathrm{SI}$ and SO respectively. For details, see "INPUT/OUTPUT".

- $\overline{\text { INTo }} . \overline{\text { INT }}{ }_{1}$

These are the input pins to intercupt MCU operation externally. $\overline{\mathrm{INT}_{1}}$ can be used as an external event input pin for TIMER-B. INTo and INT1 $_{1}$ are also available as $\mathrm{R}_{32}$, and $\mathrm{R}_{33}$ respectively. For details, see "INTERRUPT".

## - $\overline{\mathbf{S C K}}, \mathbf{S I}, \mathbf{S O}$

These are transfer clock I/O pin ( $\overline{\mathrm{SCK}}$ ), serial data input pin (SI) and serial data output pin (SO) used for serial interface. SCK, SI and SO are also available as $\mathrm{R}_{40}, \mathrm{R}_{41}$, and $\mathrm{R}_{42}$ respectively. For details, see "SERIAL INTERFACE".

## - ROM MEMORY MAP

ROM memory map is illustrated in Fig. 1 and described in the following paragraph.

- Vector Address Area ..... \$0000 to \$000F

When MCU reset or an interrupt is serviced, the program is executed from the vector address. Program the JMPL instructions branching to the starting addresses of reset routine or of interrupt routines.

- Zero-Page Subroutine Area ..... \$0000 to \$003F

CAL instruction allows to branch to the subroutines in $\$ 0000$ to $\$ 003 \mathrm{~F}$.

- Pattern Area ..... \$0000 to \$0FFF

P instruction allows referring to the ROM data in $\$ 0000$ to \$OFFF as a pattern.

[^7]

HD614P080S


HD614P0160S

Fig. 1 ROM Memory Map


Fig. 2 RAM Memory Map

- RAM MEMORY MAP

The MCU includes 576 digits $\times 4$ bits RAM as the data area and stack area. In addition to these areas, interrupt control bits
and special registers are also mapped on the RAM memory space. RAM memory map is illustrated in Fig. 2 and described in the following paragraph.


Fig. 3 Configuration of Interrupt Control Bit Area

## - Interrupt Control Bit Area ... \$000 to \$003

This area is used for interrupt controls, and is illustrated in Fig. 3. It is accessable only by RAM bit manipulation instruction. However, the interrupt request flag cannot be set by software. The RSP bit is only used to reset the SP.

## - Special Register Area <br> $\qquad$ \$004 to \$00B

Special Register is a mode or a data register for the external interrupt, the serial interface, and the timer/counter. These registers are classified into 3 types: Write-only, Read-only, and Read/Write as shown in Fig. 2. These registers cannot be accessed by RAM bit manipulation instruction.

- Data Area ..... \$020 to \$21F

16 digits of $\$ 020$ to $\$ 02 \mathrm{~F}$ are called memory register (MR) and accessable by LAMR and XMRA instructions.

- Stack Area .... \$3C0 to \$3FF

Stack Area is used for LIFO stacks with the contents of the program counter (PC), status (ST) and carry (CA) when processing subroutine call and interrupt. As 1 level requires 4 digits, this stack area is nested to 16 level-stack max. The data pushed in the stack and LIFO stack state are provided in Fig. 4. The program counter is restored by RTN and RTNI instructions. Status and Carry are restored only by RTNI instruction, and not affected by RTN instruction. The area, not used for stacking, is available as a data area.

| Memory Registers |  |  |
| :---: | :---: | :---: |
| 32 | MR(0) | \$ 020 |
| 33 | MR(1) | \$ 021 |
| 34 | MR(2) | \$ 022 |
| 35 | MR(3) | \$ 023 |
| 36 | MR(4) | \$ 024 |
| 37 | MR(5) | \$ 025 |
| 38 | MR(6) | \$ 026 |
| 39 | MR(7) | \$ 027 |
| 40 | MR(8) | \$ 028 |
| 41 | MR(9) | \$ 029 |
| 42 | MR(10) | \$ 02A |
| 43 | MR(11) | \$ 02B |
| 44 | MR(12) | \$ 02C |
| 45 | MR(13) | \$ 02D |
| 46 | MR(14) | \$ 02E |
| 47 | MR(15) | \$ 02F |



## $\mathrm{PC}_{13}$ to $\mathrm{PC}_{0}$; Program Counter <br> ST; Status <br> CA; Carry

Fig. 4 Configuration of Memory Register, Stack Area and Stack Position

## - REGISTER AND FLAG

The MCU has nine registers and two flags for the CPU operations. They are illustrated in Fig. 5 and described in the following paragraphs.

- Accumulator (A), B Register (B)

Accumulator and B Register are 4-bit registers used to hold the results of Arithmetic Logic Unit (ALU), and to transfer data to/from memories, I/O and other registers.

- W Register (W), X Register (X), Y Register (Y)

W Register is 2-bit, and X and Y Register are 4-bit registers used for indirect addressing of RAM. Y Register is also used for D-port addressing. W Register is write-only and cannot be read.

- SPX Register (SPX), SPY Register (SPY)

SPX and SPY Register are 4-bit registers used to assist X and Y Register respectively.

- Carry (CA)

Carry (CA) stores the overflow of ALU generated by the arithmetic operation. It is also affected by SEC, REC, ROTL and ROTR instructions.

During interrupt servicing, Carry is pushed onto the stack and restored back from the stack by RTNI instruction. (It's not affected by RTN instruction.)

## - Status (ST)

Status (ST) holds the ALU overflow, ALU non-zero and the results of bit test instruction for the arithmetic or compare instruction. It is used for a branch condition of BR, BRL, CAL or CALL instructions. The value of the Status remains unchanged until the next arithmetic, compare or bit ..st instruction is executed. Status becomes " 1 " after the BR, BRL, CAL or CALL instruction has been executed (irrespective of its execution/ skip). During the interrupt servicing, Status is pushed onto the stack and restored back from the stack by RTNI instruction. (It's not affected by RTN instruction.)


Fig. 5 Register and Flags

## - Program Counter (PC)

Program Counter is a 14-bit binary counter for ROM addressing.

## - Stack Pointer (SP)

Stack Pointer is used to point the address of the next stacking area up to 16 levels.

The Stack Pointer is initialized to locate \$3FF on the RAM address, and is decremented by 4 as data pushed into the stack,
and incremented by 4 as data restored back from the stack.

## - INTERRUPT

The MCU can be interrupted by five different sources: the external signals ( $\overline{\mathrm{INT}}_{0}, \mathrm{INT}_{1}$ ), timer/counter (TIMER-A, TIMER-B), and serial interface (SERIAL). In each sources, the Interrupt Request Flag, Interrupt Mask and interrupt vector address will be used to control and maintain the interrupt request. The Interrupt Enable Flag is also used to control the total interrupt operations.

- Interrupt Control Bit and Interrupt Service

The interrupt control bit is mapped on $\$ 000$ to $\$ 003$ of the RAM address and accessable by RAM bit manipulation instruction. (The Interrupt Request Flag (IF) cannot be set by software.) The Interrupt Enable Flag (I/E) and Interrupt Request Flag (IF) are set to " 0 ", and the Interrupt Mask (IM) is set to "1" at the initialization by MCU reset.

Fig. 6 shows the interrupt block diagram. Table 1 shows the interrupt priority and vector addresses, and Table 2 shows the conditions that the interrupt service is executed by any one of the five interrupt sources.

The interrupt request is generated when the Interrupt Re quest Flag is set to " 1 " and the Interrupt Mask is " 0 ". If the Interrupt Enable Flag is " 1 ", then the interrupt will be activated and vector addresses will be generated from the priority PLA corresponding to the five interrupt sources.

Fig. 7 shows the interrupt services sequence, and Fig. 8 shows the interrupt flowchart. If the interrupt is requested, the instruction finishes its execution in the first cycle. The Interrupt Enable Flag is reset in the second cycle. In the second and third cycles, the Carry, Status and Program Counter are pushed onto the stack. In the third cycle, the instruction is executed again after jumping to the vector address.

In each vector address, program JMPL instruction to branch to a starting address of the interrupt routine. The Interrupt Request Flag which caused the interrupt service has to be reset by software in the interrupt routine.


Fig. 6 Interrupt Circuit Block Diagram

Table 1. Vector Addresses and Interrupt Priority

| Reset . Interrupt | Priority | Vector addresses |
| :---: | :---: | :---: |
| RESET | - | $\$ 0000$ |
| $\overline{\overline{N T}_{0}}$ | 1 | $\$ 0002$ |
| $\overline{N_{1}}$ | 2 | $\$ 0004$ |
| TIMER-A | 3 | $\$ 0006$ |
| TIMER-B | 4 | $\$ 0008$ |
| SERIAL | 5 | $\$ 000 C$ |

Table 2. Conditions of Interrupt Service

| Interrupt <br> control bits <br> Interrupt <br> source | $\overline{\mathbb{I N T}_{0}}$ | $\overline{\text { INT }_{1}}$ | TIMER-A | TIMER-B | SERIAL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| I/E | 1 | 1 | 1 | 1 | 1 |
| IFO $\overline{\mathrm{IMO}}$ | 1 | 0 | 0 | 0 | 0 |
| IF1 $\cdot \overline{\mathrm{IM1}}$ | $*$ | 1 | 0 | 0 | 0 |
| IFTA $\cdot \overline{\mathrm{IMTA}}$ | $*$ | $*$ | 1 | 0 | 0 |
| IFTB $\cdot \overline{\mathrm{IMTB}}$ | $*$ | $*$ | $*$ | 1 | 0 |
| IFS $\cdot \overline{\mathrm{IMS}}$ | $*$ | $*$ | $*$ | $*$ | 1 |



- Interrupt Enable Flag (I/E: \$000,0)

The Interrupt Enable Flag controls enable/disable of all interrupt requests as shown in Table 3. The Interrupt Enable Flag is reset by the interrupt servicing and set by RTNI instruction.

Table 3. Interrupt Enable Flag

| Interrupt Enable Flag | Interrupt Enable/Disable |
| :---: | :---: |
| 0 | Disable |
| 1 | Enable |

- External Interrupt ( $\overline{\mathbf{I N T}} \overline{0}, \overline{\mathbf{I N T}} \mathbf{I}_{1}$ )

To use external interrupt, select $\mathrm{R}_{32} / \overline{\mathrm{INT}_{0}}, \mathrm{R}_{33} / \overline{\mathrm{INT}} \overline{\mathrm{N}}_{1}$ port for $\overline{\mathrm{NT}}_{\mathbf{0}}, \overline{\mathrm{INT}}_{1}$ mode by setting the Port Mode Register (PMR: \$004).

The External Interrupt Request Flags (IF0, IF1) are set at the falling edge of $\overline{\mathrm{INT}_{0}}, \overline{\mathrm{NT}}_{1}$ inputs.
$\overline{\mathrm{INT}}_{1}$ input can be used as a clock signal input of TIMER-B. Then, TIMER-B counts up at each falling edge of input. When using $\overline{\text { INT }}_{1}$ as TIMER-B external event, an External Interrupt Mask (IM1) has to be set so that the interrupt request by $\overline{\mathrm{INT}_{1}}$ will not be accepted.

- External Interrupt Request Flag (IF0: \$000,2, IF1: $\mathbf{\$ 0 0 1 , 0}$ )

The External Interrupt Request Flags (IF0, IF1) are set at the falling edges of $\overline{\mathrm{NT}}_{0}, \overline{\mathrm{INT}}_{1}$ inputs respectively.

- External Interrupt Mask (IM0: $\$ 000,3$, IM1: $\$ 001,1$ )

The External Interrupt Mask is used to mask the external interrupt requests.

Table 4. External Interrupt Request Flag

| External Interrupt Request Flags | Interrupt Requests |
| :---: | :---: |
| 0 | No |
| 1 | Yes |

Table 5. External Interrupt Mask

| External Interrupt Masks | Interrupt Requests |
| :---: | :---: |
| 0 | Enable |
| 1 | Disable (masks) |

## - Port Mode Register (PMR: \$004)

The Port Mode Register is a 4-bit write-only register which controls the $\mathrm{R}_{32} / \overline{\mathrm{INT}} \mathrm{IN}_{0}$ pin, $\mathrm{R}_{33} / \overline{\mathrm{INT}}_{1}$ pin, $\mathrm{R}_{41} / \mathrm{SI}$ pin and $\mathrm{R}_{42} / \mathrm{SO}$ pin as shown in Table 6. The Port Mode Register will be initialized to $\$ 0$ by MCU reset, so that all these pins are set to a port mode.

Table 6. Port Mode Register

| PMR | $\mathrm{R}_{33} / \overline{\mathrm{NT}} \mathrm{T}_{1} \mathrm{pin}$ |
| :---: | :---: |
| bit 3 |  |
| 0 | Used as $\mathrm{R}_{33}$ port input/output pin |
| 1 | Used as $\mathrm{INT}_{1}$ input pin |
| PMR | $\mathrm{R}_{32} / \overline{\mathrm{NT}_{0}} \mathrm{pin}$ |
| bit 2 |  |
| 0 | Used as R32 port input/output pin |
| 1 | Used as $\overline{\mathbb{N T T}_{0}}$ input pin |
| PMR | $\mathrm{R}_{41} / \mathrm{S}$ I pin |
| bit 1 |  |
| 0 | Used as $\mathrm{R}_{41}$ port input/output pin |
| 1 | Used as SI input pin |
| PMR | $\mathrm{R}_{42} / \mathrm{SO}$ pin |
| bit 0 |  |
| 0 | Used as $\mathrm{R}_{42}$ port input/output pin |
| 1 | Used as SO output pin |



Fig. 8 Interrupt Servicing Flowchart

## - SERIAL INTERFACE

The serial interface is used to transmit/receive 8-bit data serially. This consists of the Serial Data Register, the Serial Mode Register, the Octal Counter and the multiplexer, as illustrated in Fig. 9. Pin $\mathrm{R}_{40} / \overline{\mathrm{SCK}}$ and the transfer clock signal are controlled by the Serial Mode Register. Contents of the Serial Data Register can be written into or read out by the software. The data in the Serial Data Register can be shifted synchronous-
ly with the transfer clock signal.
The serial interface operation is initiated with STS instruction. The Octal Counter is reset to $\$ 0$ by STS instruction. It starts to count at the falling edge of the transfer clock ( $\overline{\mathrm{SCK}}$ ) signal and increments by one at the rising edge of the SCK. When the Octal Counter is reset to $\$ 0$ after eight transfer clock signals, or discontinued transmit/receive operation by resetting the Octal Counter, the SERIAL Interrupt Request Flag will be set.


Fig. 9 Serial Interface Block Diagram

## - Serial Mode Register (SMR: \$005)

The Serial Mode Register is a 4-bit write-only register. This register controls the $\mathrm{R}_{40} / \overline{\mathrm{SCK}}$ and the prescaler divide ratio as the transfer clock source as shown in Table 7.

The Write Signal to the Serial Mode Register controls the operating state of serial interface.

The Write Signal to the Serial Mode Register stops the transfer clock applied to the Serial Data Register and the Octal Counter. And it also reset the Octal Counter to $\$ 0$ simultaneously.

When the Serial Interface is in the "Transfer State", the Write Signal to the Serial Mode Register causes to quit the data transfer and to set the SERIAL Interrupt Request Flag.

Contents of the Serial Mode Register will be changed on the second instruction cycle after writing into the Serial Mode Register. Therefore, it will be necessary to execute the STS instruction after the data in the Serial Mode Register has been changed completely. The Serial Mode Register will be reset to
$\$ 0$ by MCU reset.

- Serial Data Register (SRL: \$006, SRU: \$007)

The Serial Data Register is an 8-bit read/write register. It consists of a low-order digit (SRL:\$006) and a high-order digit (SRU: \$007).

The data in the Serial Data Register will be output from the LSB side at SO pin synchronously with the falling edge of the transfer clock signal. At the same time, external data will be input from the LSB side at SI pin to the Serial Data Register synchronously with the rising edge of the transfer clock. Fig. 10 shows the I/O timing chart for the transfer clock signal and the data.

The writing into/reading from the Serial Data Register during its shifting causes the validity of the data.

Therefore complete data transmit/receive before writing into/reading from the serial data register.

Table 7. Serial Mode Register

| SMR | $\mathrm{R}_{40} / \overline{\mathrm{SCK}}$ |
| :---: | :---: |
| Bit 3 |  |
| 0 | Used as R40 port input/output pin |
| 1 | Used as $\overline{\mathrm{SCK}}$ input/output pin |


| SMR |  |  | Transfer Clock |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 2 | Bit 1 | Bit 0 | R40/ $\overline{\text { SCK }}$ Port | Clock Source | Prescaler Divide Ratio | System Clock Divide Ratio |
| 0 | 0 | 0 | $\begin{aligned} & \hline \text { SCK } \\ & \text { Output } \end{aligned}$ | Prescaler | $\div 2048$ | $\div 4096$ |
| 0 | 0 | 1 | SCK Output | Prescaler | $\div 512$ | $\div 1024$ |
| 0 | 1 | 0 | $\begin{aligned} & \overline{\text { SCK }} \\ & \text { Output } \end{aligned}$ | Prescaler | $\div 128$ | $\div 256$ |
| 0 | 1 | 1 | $\overline{\text { SCK }}$ Output | Prescaler | $\div 32$ | $\div 64$ |
| 1 | 0 | 0 | $\overline{\text { SCK }}$ Output | Prescaler | $\div 8$ | $\div 16$ |
| 1 | 0 | 1 | $\overline{\text { SCK }}$ Output | Prescaler | $\div 2$ | $\div 4$ |
| 1 | 1 | 0 | $\overline{\text { SCK }}$ Output | System Clock | - | $\div 1$ |
| 1 | 1 | 1 | $\begin{gathered} \overline{\mathrm{SCK}} \\ \text { Input } \end{gathered}$ | External Clock | - | - |

(In the case of SMR Bit 3 = 1)


Fig. 10 Serial Interface I/O Timing Chart

- SERIAL Interrupt Request Flag (IFS: \$003, 0)

The SERIAL Interrupt Request Flag will be set after the eight transfer clock signals or transmit/receive discontinued operation by resetting the Octal Counter.

- SERIAL Interrupt Mask (IMS: \$003, 1)

The SERIAL Interrupt Mask masks the interrupt request.
Table 8. SERIAL Interrupt Request Flag

| SERIAL Interrupt Request Flag | Interrupt Request |
| :---: | :---: |
| 0 | No |
| 1 | Yes |

Table 9. SERIAL Interrupt Mask

| SERIAL Interrupt Mask | Interrupt Request |
| :---: | :---: |
| 0 | Enable |
| 1 | Disable (masks) |

- Selection of the Operation Mode

Table 10 shows the operation mode of the serial interface. Select a combination of the value in the Port Mode Register and the Serial Mode Register according to Table 10.

Initialize the serial interface by the Write Signal to the Serial Mode Register, when the Operation Mode is changed.

## - Operating State of Serial Interface

The serial interface has 3 operating states as shown in Fig. 11.
The serial interface gets into "STS waiting state" by 2 ways: one way is to change the operation mode by changing the data
in the Port Mode Register, the other is to write data into the Serial Mode Register. In this state, the serial interface does not operate although the transfer clock is applied. If STS instruction is executed, the serial interface changes its state to "SCK waiting state".

In the "SCK waiting state", the falling edge of first transfer clock affects the serial interface to get into "transfer state", while the Octal Counter counts-up and the Serial Data Register shifts simultaneously. As an exception, if the clock continuous output mode is selected, the serial interface stays in "SCK waiting state" while the transfer clock outputs continuously.

The Octal Counter becomes " 000 " again by 8 transfer clocks or execution of STS instruction, so that the serial interface gets back into the "SCK waiting state", and SERIAL Interrupt Request Flag is set simultaneously.

When the internal transfer clock is selected, the transfer clock output are triggered by the execution of STS instruction, and it stops after 8 clocks.

## - Example of Transfer Clock Error Detection

The serial interface functions abnormally when the transfer clock was disturbed by external noises. In this case, the transfer
clock error can be detected in the procedure shown in Fig. 12.
If more than 9 transfer clocks are applied by the external noises in the "SCK waiting state", the state of the serial interface shifts as the following sequence: first "transfer state" (while 1 to 7 transfer clocks), second "SCK waiting state" (at 8th transfer clock) and third "transfer state" again. Then reset the SERIAL Interrupt Request Flag, and make "STS waiting state" by writing to the Serial Mode Register. SERIAL Interrupt Request Flag is set again in this procedure, and it shows that the transfer clock was invalid and that the transmit/receive data were also invalid.

Table 10. Serial Interface Operation Mode

| SMR | PMR |  | Serial Interface Operating Mode |
| :---: | :---: | :---: | :--- |
| Bit 3 | Bit 1 | Bit 0 |  |
| 1 | 0 | 0 | Clock Continuous Output Mode |
| $i$ | 0 | $i$ | Transmí Mode |
| 1 | 1 | 0 | Receive Mode |
| 1 | 1 | 1 | Transmit/Receive Mode |




Fig. 12 Example of Transfer Clock Error Detection

- TIMER

The MCU contains a prescaler and two timer/counters (TIMER-A, TIMER-B), Fig. 13 shows the block diagram. The prescaler is an 11 -bit binary counter. TIMER-A is an 8 -bit free-run timer. TIMER-B is an 8 -bit auto-reload timer/event counter.

## - Prescaler

The input to the prescaler is a system clock signal. The prescaler is initialized to $\$ 000$ by MCU reset, and the prescaler starts to count up the system clock signal as soon as RESET input goes to logic " 0 ". The prescaler keeps counting up except MCU reset and stop mode. The prescaler provides clock signals to TIMER-A, TIMER-B and serial interface. The prescaler divide ratio of the clock signals are selected according to the content of the mode registers such as - Timer Mode Register A (TMA), Timer Mode Register B (TMB), Serial Mode Register (SMR).


Fig. 13 Timer/Counter Block Diagram

## - TIMER-A Operation

After TIMER-A is initialized to $\$ 00$ by MCU reset, it counts up at every clock input signal. When the next clock signal is applied after TIMER-A is counted up to \$FF, TIMER-A is set to $\$ 00$ again, and generating overflow output. This leads to setting TIMER-A Interrupt Request Flag (IFTA: \$001, 2) to " 1 ". Therefore, this timer can function as an interval timer periodically generating overflow output at every 256 th clock signal input.

The clock input signals to TIMER-A are selected by the Timer Mode Register A (TMA: \$008).

## - TIMER-B Operation

Timer Mode Register B (TMB: \$009) is used to select the auto-reload function and the prescaler divide ratio of TIMER-B as the input clock source. When the external event input is used as an input clock signal to TIMER-B, select the $\mathrm{R}_{33} / \overline{\mathrm{NT}_{1}}$ as $\mathrm{INT}_{1}$ and set the External Interrupt Mask (IM1) to " 1 " to prevent the external interrupt request from occurring.

TIMER-B is initialized according to the value written into the Timer Load Register by software. TIMER-B counts up at every clock input signal. When the next clock signal is applied to TIMER-B after TIMER-B is set to $\$$ FF, TIMER-B will be initialized again and generate overflow output. In this case if the auto-reload function is selected, TIMER-B is initialized according to the value of the Timer Load Register. Else if the autoreload function is not selected, TIMER-B goes to \$00. TIMERB Interrupt Request Flag (IFTB: \$002,0) will be set at this overflow output.

- Timer Mode Register A (TMA: \$008)

The Timer Mode Register A is a 3-bit write-only register. The TMA controls the prescaler divide ratio of TIMER-A clock input, as shown in Table 11.

The Timer Mode Register A is initialized to $\$ 0$ by MCU reset.

## - Timer Mode Register B (TMB: \$009)

The Timer Mode Register B is a 4 -bit write-only register. The Timer Mode Register B controls the selection for the autoreload function of TIMER-B and the prescaler divide ratio, and the source of the clock input signal, as shown in Table 12.

The Timer Mode Register B is initialized to $\$ 00$ by MCU reset.

The operation mode of TIMER-B is changed at the second instruction cycle after writing into the Timer Mode Register B.

Therefore, it is necessary to program the write instruction to TLRU after the content of TMB is changed.

Table 11. Timer Mode Register A

| TMA |  |  | Prescaler Divide Ratio |
| :---: | :---: | :---: | :---: |
| Bit 2 | Bit 1 | Bit 0 |  |
| 0 | 0 | 0 | $\div 2048$ |
| 0 | 0 | 1 | $\div 1024$ |
| 0 | 1 | 0 | $\div 512$ |
| 0 | 1 | 1 | $\div 128$ |
| 1 | 0 | 0 | $\div 32$ |
| 1 | 0 | 1 | $\div$ |
| 1 | 1 | 0 | $\div$ |
| 1 | 1 | 1 | $\div$ |

Table 12. Timer Mode Register B

|  |  | Auto-reload Function |  |
| :---: | :---: | :---: | :---: |
| $\text { Bit } 3$ |  |  |  |
| 0 |  |  | No |
| 1 |  |  | Yes |
| TMB |  |  | Prescaler Divide Ratio, Clock Input Source |
| Bit 2 | Bit 1 | Bit 0 |  |
| 0 | 0 | 0 | $\div 2048$ |
| 0 | 0 | 1 | $\div 512$ |
| 0 | 1 | 0 | $\div 128$ |
| 0 | 1 | 1 | $\div 32$ |
| 1 | 0 | 0 | $\div 8$ |
| 1 | 0 | 1 | $\div 4$ |
| 1 | 1 | 0 | $\div 2$ |
| 1 | 1 | 1 | $\overline{\mathrm{INT}}$ ( ${ }^{\text {(External Event Input) }}$ |

- TIMER-B (TCBL: \$00A, TCBU : \$00B
(TLRL: \$00A, TLRU: \$00B)
TIMER-B consists of an 8-bit write-only Timer Load Register, and an 8-bit read-only Timer/Event Counter. Each of them has a low-order digit (TCBL: \$00A, TLRL: \$00A) and a highorder digit (TCBU: \$00B, TLRU: \$00B).

The Timer/Event Counter can be initialized by writing data into the Timer Load Register. In this case, write the low-order digit first, and then the high-order digit. The Timer/Event Counter is initialized at the time when the high-order digit is written. The Timer Load Register will be initialized to $\$ 00$ by the MCU reset.

The counter value of TIMER-B can be obtained by reading
the Timer/Event Counter. In this case, read the high-order digit first, and then the low-order digit. The count value of low-order digit is latched at the time when the high-order digit is read.

- TIMER-A Interrupt Request Flag (IFTA: \$001, 2)

The TIMER-A Interrupt Request Flag is set by the overflow output of TIMER-A.

## - TIMER-A Interrupt Mask (IMTA: \$001, 3)

TIMER-A Interrupt Mask prevents an interrupt request generated by TIMER-A Interrupt Request Flag.

Table 13. TIMER-A Interrupt Request Flag

| TIMER-A Interrupt <br> Request Flag | Interrupt Request |
| :---: | :---: |
| 0 | No |
| 1 | Yes |

Table 14. TIMER-A Interrupt Mask

| TIMER-A Interrupt <br> Mask | Interrupt Request |
| :---: | :---: |
| 0 | Enable |
| 1 | Disable (Mask) |

- TIMER-B Interrupt Request Flag (IFTB: \$002, 0)

The TIMER-B Interrupt Request Flag is set by the overflow output of TIMER-B.

- TIMER-B Interrupt Mask (IMTB: $\mathbf{\$ 0 0 2 , 1 )}$

TIMER-B Interrupt Mask prevents an interrupt request generated by TIMER-B Interrupt Request Flag.


Fig. 14 Mode Register Configuration and Function

## HD614P080S/HD614P0160S

Table 15. TIMER-B Interrupt Request Flag

| TIMER-B Interrupt <br> Request Flag | Interrupt Request |
| :---: | :---: |
| 0 | No |
| 1 | Yes |

Table 16. TIMER-B Interrupt Mask

| TIMER-B Interrupt <br> Mask | Interrupt Request |
| :---: | :---: |
| 0 | Enable |
| 1 | Disable (Mask) |

## - INPUT/OUTPUT

The MCU provides 58 Input/Output pins, and they are consist of 32 standard pins of "Without pull-up MOS (NMOS open drain)" and 26 high voltage pins of "Without pull-down MOS (PMOS open drain)".

When any input/output common pin is used as input pin, it is necessary to set the output data as shown in Table 18.

Table 17 I/O Pin Circuit Forms

|  | Without pull-up MOS <br> (NMOS open drain) | Applied <br> pins |
| :--- | :---: | :---: |


|  |  | Without pull-down MOS (PMOS open drain) | Applied pins |
| :---: | :---: | :---: | :---: |
|  | 1/0 common pins |  | $\begin{aligned} & D_{4} \sim D_{15}, \\ & R_{10} \sim R_{13}, \\ & R_{20} \sim R_{23}, \end{aligned}$ |
|  | Output pins |  | $\mathrm{R}_{00} \sim \mathrm{R}_{03}$ |
|  | Input pins | $\overline{\mathrm{HLT}}-\text { - input }$ | $\begin{aligned} & R_{A 0}, \\ & R_{A 1} / V_{\text {disp }} \end{aligned}$ |
|  |  | Without pull-up MOS (NMOS open drain) | Applied pins |
|  | 1/O common pins |  | $\overline{S C K}$ (Note 2) (Output Mode |
|  | Output pins |  | SO |
|  | Input pins |  | $\begin{aligned} & \overline{\frac{I N T o}{},} \\ & \overline{I N T_{1}}, \\ & \text { SI, } \\ & \overline{S C K} \text { (Note 2) } \\ & \text { (Input Mode) } \end{aligned}$ |

(Note 1) In the stop mode, HLT signal is " 0 ", HLT signal is " 1 " and I/O pins are in high impedance state.
(Note 2) If the MCU is interrupted by serial interface in the external clock input mode, the $\overline{\mathrm{SCK}}$ terminal becomes input only.

Table 18 Data Input from Input/Output Common Pins

| 1/O circuit type | Available pin condition for input |
| :---: | :---: |
| For Standard pins 'Without pull-up MOS (NMOS open drain)" | "1" |
| For High voltage pins 'Nithout puli-down MOS (PMOS open drain)" | '0'' |

- D-port

D-port is 1-bit I/O port, and it has 16 Input/Output common pins. It can be set/reset by the SED/RED and SEDD/REDD instructions, and can be tested by the TD and TDD instructions. Table 17 shows the classification of standard pins, high voltage pins and the Input/Output pins circuit types.

- R-port

R-port is 4 -bit i/C port. It provides 20 input/output common pins, 16 output-only pins, and 6 input-only pins. Data input is processed using the LAR and LBR instructions and data
output is processed using the LRA and LRB instructions. The MCU will not be affected by writing into the input-only and/or non-existing ports, invalid data will be read by reading from the output-only and/or non-existing ports.

The $R_{32}, R_{33}, R_{40}, R_{41}$ and $R_{42}$ pins are also used as the $\overline{\mathrm{INT}_{0}}, \overline{\mathrm{INT}_{1}}, \overline{\mathrm{SCK}}, \mathrm{SI}$ and SO pins respectively. Table 17 shows the classification of standard pins, high voltage pins and Input/ Output pins circuit types.

- RESET

The MCU is reset by setting RESET pin to " 1 ". At power

Table 19 MCU Initial Value by Reset

| Items |  |  | Initial value by MCU reset | Contents |
| :---: | :---: | :---: | :---: | :---: |
| Program counter (PC) |  |  | \$0000 | Execute program from the top of ROM address. |
| Status (ST) |  |  | "1" | Enable to branch with conditional branch instructions. |
| Stack pointer (SP) |  |  | \$3FF | Stack level is 0. |
| 1/O output register | Standard pin | Without pull-up MOS | "1" | Enable to input. |
|  | High voltage pin | Without pull-down MOS | "0" | Enable to input. |
| Interrupt flag | Interrupt Enable Flag (I/E) |  | "0" | Inhibit all interrupts. |
|  | Interrupt Request Flag (IF) |  | "0" | No interrupt request. |
|  | Interrupt Mask (IM) |  | "1" | Mask interrupt request. |
| Mode register | Port Mode Register (PMR) |  | "0000'' | See Item "Port Mode Register". |
|  | Serial Mode Register (SMR) |  | '0000" | See Item "Serial Mode Register". |
|  | Timer Mode Register A (TMA) |  | "000" | See Item "Timer Mode Register $\mathrm{A}^{\prime \prime}$. |
|  | Timer Mode Register B (TMB) |  | '0000" | See Item "Timer Mode Register B". |
| Timer/Counter, Serial Interface | Prescaler |  | \$000 | - |
|  | Timer/Counter A (TCA) |  | \$00 | - |
|  | Timer/Event Counter B (TCB) |  | \$00 | - |
|  | Timer Load Register (TLR) |  | \$00 | - |
|  | Octal Counter |  | "000' | - |

(Note) The values of registers and flags which are not described on above table will become as follows.

| Item | After releasing stop mode by MCU Reset | After MCU Reset except the left |
| :---: | :---: | :---: |
| Carry (CA) | The value immediately before MCU reset is not guaranteed. <br> Initialization by the program should be required. | The value immediately before MCU Reset is not guaranteed. <br> Initialization by the program should be required. |
| Accumulator (A) |  |  |
| B register (B) |  |  |
| W register (W) |  |  |
| X/SPX register (X/SPX) |  |  |
| Y/SPY register (Y/SPY) |  |  |
| Serial data register (SR) | - ditto - | - ditto - |
| RAM | The value immediately before MCU reset (the value immediately before executing stop instruction) is retained. | - ditto - |

ON or recovering from stop mode, apply RESET input more than $t_{R C}$ to obtain the necessary time for oscillator stabilization. In other cases, the MCU reset requires at least two instructions cycle time of RESET input.

Table 19 shows initialized items by MCU reset and each status after reset.

## INTERNAL OSCILLATOR CIRCUIT

Fig. 15 gives internal oscillator circuit. The oscillator type can be selected from the followings; crystal resonator, or ceramic filter resonator as shown in Table 20. In any cases, external clock operation is available.


Fig. 15 internal Oscillator Circuit

Table 20 Oscillator Circuit Example

|  | Circuit configuration | Remarks |
| :---: | :---: | :---: |
| Éxternal clock operation |  |  |
| Ceramic filter resonator |  | ```Ceramic filter: CSA 4.00MG (Murata) Rf: 1M\Omega \2% C1: 33pF }\pm20 C2: 33pF }\pm20 Ceramic filter: CSA 6.00MG (Murata) Rf: 1M\Omega \pm2% Cl: 30pF }\pm20 C2: 30pF }\pm20``` |
| Crystal resonator | ATcut parallel resonance crystal | Crystal: $\mathbf{4 . 1 9 4 3 0 4 ( M H z )}$ <br> NC-18C (Nihon Denpa Kogyo) <br> $R_{f}: \quad 1 \mathrm{M} \Omega \pm 2 \%$ <br> $\mathrm{C}_{1}$ : $\quad 22 \mathrm{pF} \pm 20 \%$ <br> $C_{2}: \quad 22 \mathrm{pF} \pm 20 \%$ <br> Crystal: 6.0 (MHz) <br> NC-18C (Nihon Denpa Kogyo) $\begin{array}{ll} R_{f}: & 1 \mathrm{M} \Omega \pm 2 \% \\ \mathrm{C}_{1}: & 20 \mathrm{pF} \pm 20 \% \\ \mathrm{C}_{2}: & 20 \mathrm{pF} \pm 20 \% \end{array}$ <br> Crystal: ATcut parallel resonance crystal <br> $\mathrm{C}_{\mathrm{o}}$ : 7 pF max. <br> $R_{\mathrm{S}}: 100 \Omega$ max. <br> f : $2.0 \sim 6.2 \mathrm{MHz}$ |

(Note 1) On the crystal and ceramic filter resonator, the upper circuit parameters are the one recommended by crystal or ceramic filter maker. The circuit parameters are changed by crystal, ceramic filter resonator and the floated capacitance in designing the board. In employing the resonator, please consult with the engineers of crystal or ceramic filter maker to determine the circuit parameter.
(Note 2) Wiring among $\operatorname{OSC}_{1}, \mathrm{OSC}_{2}$ and elements should be as short as possible, and never cross the other wirings. Refer to the layout of crystal and ceramic filter.


## - LOW POWER DISSIPATION MODE

The MCU provides two low power dissipation modes, that is, a Standby mode and a Stop mode. Table 21 shows the function of the low power dissipation mode, and Fig. 17 shows the diagram of the mode transition.

Fig. 16 Layout of Crystal and Ceramic Filter
Table 21 Low Power Dissipation Mode Function

| Low Power Dissipation Mode | Instruction | Condition |  |  |  |  |  |  | Recovering method |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Oscillator circuit | Instruction execution | Register, Flag | Interrupt function | RAM | Input/ Output pin | Timer Counter, Serial Interface |  |
| Standby mode | SBY instruction | Active | Stop | Retained | Active | Retained | Retained ${ }^{* 2}$ 2) | Active | RESET Input, Interrupt request |
| Stop mode | STOP instruction | Stop | Stop | RESET ${ }^{\text {1 }}$ ) | Stop | Retained | High impedance | Stop | RESET Input |

*1) STOP mode is released only by MCU Reset. Refer to Table 19 as for the values of the registers and flags after releasing stop mode.
*2) Current flows in I/O Circuit by I/O pin state at stand-by mode, because I/O circuit is active.
This current is an addition to stand-by mode power dissipation.


Fig. 17 MCU Operation Mode Transition

## - Standby Mode

The SBY instruction puts the MCU into the Standby mode. In the Standby mode, the oscillator circuit is active and timer/
counter and serial interface continue working. On the other hand, the CPU stops since the clock related to the instruction execution stops. Registers, RAM and Input/Output pins retain the state they had just before going into the Standby mode.

The Standby mode is canceled by the MCU reset or interrupt request. When canceled by the interrupt request, the MCU becomes an active mode and executes the instruction next to the SBY instruction. At this time, if the Interrupt Enable Flag is " 1 ", the interrupt is executed. If the Interrupt Enable Flag is " 0 ", the interrupt request is held on and the normal instruction execution continues.

Fig. 18 shows the flowchart of the Standby Mode.

## - Stop Mode

The STOP instruction brings the MCU into the Stop mode. In this mode the oscillator circuit and every function of the MCU stop.

The Stop mode is canceled by the MCU reset. At this time, as shown in Fig. 19, apply the RESET input for more than $\mathrm{t}_{\mathrm{RC}}$ to get enough oscillator stabilization time. (Refer to the "AC CHARACTERISTICS".) After the Stop mode is canceled, RAM retains the state it had just before going into the Stop mode after releasing stop mode by MCU reset, the values of the B register, W register, X/SPX register, Y/SPY register, carry and serial data register are not guaranteed.


Fig. 18 MCU Operating Flowchart


Fig. 19 Stop Mode Cancel Timing Chart

## - RAM ADDRESSING MODE

As shown in Fig. 20, the MCU provides three RAM addressing modes; Register Indirect Addressing, Direct Addressing and Memory Register Addressing.

## - Register Indirect Addressing

The combined 10-bit contents of W Register, X Register and Y Register is used as the RAM address in this mode.

- Direct Addressing

The direct addressing instruction consists of two words and the second word ( 10 bits) following Op-code (the first word) is used ás the RAMín aduress.

- Memory Register Addressing

The Memory Register Addressing can access 16 digits (Memory Register: MR) from $\$ 020$ to $\$ 02 \mathrm{~F}$ by using the LAMR and XMRA instruction.

## RAM Address


(a) Register Indirect Addressing

(b) Direct Addressing

(c) Memory Register Addressing

Fig. 20 RAM Addressing Mode

## - ROM ADDRESSING MODE AND P INSTRUCTION

The MCU has four kinds of ROM addressing modes as shown in Fig. 21.

## - Direct Addressing Mode

The program can branch to any addresses in the ROM memory space by using JMPL, BRL or CALL instruction. These instructions replace 14 -bit program counter $\left(\mathrm{PC}_{13}\right.$ to $\mathrm{PC}_{0}$ ) with 14-bit immediate data.

- Current Page Addressing Mode

ROM memory space is divided into 256 words in each page starting from $\$ 0000$. The program branches to the address in the same page using BR instruction. This instruction replace the low-order eight bits of program counter ( $\mathrm{PC}_{7}$ to $\mathrm{PC}_{0}$ ) with 8 -bit immediate data.

The branch destination by BR instruction on the boundary between pages is in the next page. Refer to Fig. 23.

## - Zero Page Addressing Mode

The program branches to the zero page subroutine area, which is located on the address from $\$ 0000$ to $\$ 003 \mathrm{~F}$, using CAL instruction. When CAL instruction is executed, 6 -bit immediate data is placed in low-order six bits of program counter ( $\mathrm{PC}_{5}$ to $\mathrm{PC}_{0}$ ) and " 0 ' s " are placed in high-order eight bits $\left(\mathrm{PC}_{13}\right.$ to $\left.\mathrm{PC}_{6}\right)$.

## - Table Data Addressing

The program branches to the address determined by the contents of the 4 -bit immediate data, accumulator and B register, using TBR instruction.

(a) Direct Addressing

(b) Current Page Addressing

(c) Zero Page Addressing

(d) Table Data Addressing

Fig. 21 ROM Addressing Mode


Fig. 22 P Instruction

- P Instruction (Pattern Instruction)

By P instruction, the ROM data determined by Table Data addressing is referred. When bit 8 in referred ROM data is " 1 ", 8 bits of referred ROM data are written into the accumu-


Fig. 23 The Branch Destination by BR Instruction on the Boundary between Pages
lator and B Register. When bit 9 is " 1 ", 8 bits of referred ROM data are written into the R1 and R2 port output register. When both bit 8 and 9 are " 1 ", ROM data are written into the accumulator and B register and also to the R1 and R2 port output register at a same time.

The $\mathbf{P}$ instruction has no effect on the program counter.

- Description of the branch destination on page boundary

When BR is on page boundary $(256 \mathrm{n}+255)$, BR instruction transfers the contents of PC to the next page with hardware architecture. Therefore, the program branches to the next page when using BR on page boundary.

The HMCS400 series cross macro assembler has automatic paging facility for ROM page.

## - INSTRUCTION SET

The HD614P080S and HD614P0160S provide 99 instructions. These instructions are classified into 10 groups as follows;
(1) Immediate Instruction
(2) Register-to-Register Instruction
(3) RAM Address Instruction
(4) RAM Register Instruction
(5) Arithmetic Instruction
(6) Compare Instruction
(7) RAM Bit Manipulation Instruction
(8) ROM Address Instruction
(9) Input/Output Instruction
(10) Control Instruction

Table 22. Immediate Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | Status | $\frac{\text { WORD }}{\text { CYCLE }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Immediate | LAI i | $100011 i_{3} i_{2} i_{1}$ io | $\longmapsto \mathrm{A}$ |  | 1/1 |
| Load B from Immediate | LBI i | $100000 \mathrm{i}_{3} \mathrm{i} \mathrm{i}_{1} \mathrm{i}$ io | $\longmapsto \mathrm{B}$ |  | 1/1 |
| Load Memory from Immediate | LMID i,d | $011010 i_{3} \mathrm{inin}^{2}$ | $\longmapsto \mathrm{M}$ |  | 2/2 |
| Load Memory from Immediate, Increment $Y$ | LMIIY i | $101001 \mathrm{I}_{3} \mathrm{i}_{2} \mathrm{i}_{1} \mathrm{i}_{0}$ | $i \rightarrow M, Y+1 \rightarrow Y$ | NZ | 1/1 |

Table 23. Register-to-Register Instruction


Table 24. RAM Address Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | WORD CyCle |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load W from Immediate | LWI i | $00111100 i_{1} i_{0}$ | $\xrightarrow{\longrightarrow} \mathrm{W}$ |  | 1/1 |
| Load $X$ from Immediate | LXI i | $100010 i_{3} \mathrm{i}_{2} \mathrm{i}_{1} \mathrm{i}_{0}$ | $\mathrm{i} \longrightarrow \mathrm{X}$ |  | 1;1 |
| Load $Y$ from Immediate | LYI i | $100001 \mathrm{i}_{3} \mathrm{i}_{2} \mathrm{i}_{1} \mathrm{io}_{0}$ | $\xrightarrow{\longrightarrow}$ |  | 1/1 |
| Load $X$ from $A$ | LXA | 0011101000 | $A \longrightarrow X$ |  | 1/1 |
| Load $Y$ from $A$ | LYA | 0011011000 | $\mathrm{A} \longrightarrow \mathrm{Y}$ |  | 1/1 |
| Increment $Y$ | IY | 0001011100 | $Y+1 \rightarrow Y$ | NZ | 1/1 |
| Decrement $Y$ | DY | 0011011111 | $Y-1 \rightarrow Y$ | NB | 1/1 |
| Add $A$ to $Y$ | AYY | 0001010100 | $Y+A \rightarrow Y$ | OVF | 1/1 |
| Subtract $A$ from $Y$ | SYY | 0011010100 | $Y-A \rightarrow Y$ | NB | 1,1 |
| Exchange $X$ and SPX | XSPX | 0000000001 | $X \rightarrow S P X$ |  | 1,1 |
| Exchange $Y$ and SPY | XSPY | 0000000010 | $Y \leftrightarrow S P Y$ |  | 1/1 |
| Exchange $X$ and SPX, $Y$ and SPY | XSPXY | 0000000011 | $X \leftrightarrow S P X, Y+$ SPY |  | 1,1 |

Table 25. RAM Register Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | WORD |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Memory | LAM (XY) | 00100100 yx |  |  | 1/1 |
| Load A from Memory | LAMD d |  | $\mathrm{M} \rightarrow \mathrm{A}$ |  | 2/2 |
| Load B from Memory | LBM (XY) | $00010000 y x$ |  |  | 1/1 |
| Load Memory from A | LMA(XY) | 00100101 yx | $\mathrm{A} \rightarrow \mathrm{M},\left(\begin{array}{l}\text { ( } \\ \left.\begin{array}{l}\mathrm{Y} \rightarrow \text { SPX } \\ \mathrm{Y} \rightarrow \text { SPY }\end{array}\right)\end{array}\right.$ |  | 1/1 |
| Load Memory from A | LMAD d |  | $\mathrm{A} \rightarrow \mathrm{M}$ |  | 2/2 |
| Load Memory from A, Increment Y | $\operatorname{LMAIY}(\mathrm{X})$ | $000101000 x$ | $A \rightarrow M, Y+1 \rightarrow Y(X \cdot \cdot S P X)$ | NZ | 1/1 |
| Load Memory from A, Decrement $Y$ | LMADY(X) | $001101000 x$ | $A \rightarrow M, Y-1 \rightarrow Y(X \cdot . S P X)$ | NB | 1/1 |
| Exchange Memory and $A$ | XMA(XY) | 00100000 y | $\mathrm{M} \rightarrow \mathrm{A},\left(\begin{array}{l}\mathrm{X} \\ \mathrm{Y} \rightarrow \text { SPX } \\ \mathrm{HSP}\end{array}\right)$ |  | 1/1 |
| Exchange Memory and $A$ | XMAD d |  | $M \leftrightarrow A$ |  | 2/2 |
| Exchange Memory and B | XMB(XY) | 00110000 yx |  |  | 1/1 |

Note) $(X Y)$ and $(X)$ have the meaning as follows:
(1) The instructions with ( $X Y$ ) have 4 mnemonics and 4 object codes for each. (example of LAM (XY) is given below.)

| MNEMONIC | $y$ | $x$ | FUNCTION |
| :---: | :---: | :---: | :---: |
| LAM | 0 | 0 |  |
| LAM $X$ | 0 | 1 | $X \leftrightarrow S P X$ |
| LAMY | 1 | 0 | $Y \leftrightarrow S P Y$ |
| LAM $X Y$ | 1 | 1 | $X \leftrightarrow S P X, Y \leftrightarrow S P Y$ |

(2) The instructions with $(x)$ have 2 mnemonics and 2 object codes for each. (example of LMAIY $(X)$ is given below.)

| MNEMONIC | $x$ | FUNCTION |
| :---: | :---: | :---: |
| LMAIY | 0 |  |
| LMAIYX | 1 | $\mathrm{X} \leftrightarrow \mathrm{SPX}$ |

Table 26. Arithmetic Instruction

| operation | Manemonic | OPERATION CODE | FUNCTION | Status | WORD, <br> CYCLE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Add Immediate to A | AI i | $101000 i_{3} i_{2} i_{1} i_{0}$ | $A+i \rightarrow A$ | OVF | 1/1 |
| Increment B | IB | 0001001100 | $B+1 \rightarrow B$ | NZ | 1/1 |
| Decrement B | DB | 0011001111 | $B-1 \rightarrow B$ | NB | $1 / 1$ |
| Decimal Adjust for Addition | DAA | 0010100110 |  |  | 1/1 |
| Decimal Adjust for Subtraction | DAS | 0010101010 |  |  | 1/1 |
| Negate A | NEGA | 0001100000 | $\bar{A}+1 \rightarrow A$ |  | 1/1 |
| Complement B | COMB | 0101000000 | $\bar{B} \cdot \mathrm{~B}$ |  | 1/1 |
| Rotate Right A with Carry | ROTR | 0010100000 |  |  | 1/1 |
| Rotate Left A with Carry | ROTL | 0010100001 |  |  | 1/1 |
| Set Carry | SEC | 0011101111 | 1. CA |  | 1/1 |
| Reset Carry | REC | 0011101100 | $0 \rightarrow C A$ |  | 1/1 |
| Test Carry | TC | 0001101111 |  | CA | 1/1 |
| Add A to Memory | AM | 0000001000 | $M+A+A$ | OVF | 111 |
| Add A to Memory | AMD d | $\mathrm{O}_{9} \mathrm{O}_{9} \mathrm{O}_{6} \mathrm{~d}_{6} \mathrm{~d}_{6} \mathrm{O}_{2} \mathrm{~d}_{1} \mathrm{O}_{0}$ | $M+A \rightarrow A$ | OVF | 22 |
| Add A to Memory with Carry | AMC | 0000011000 | $\begin{gathered} M+A+C A \rightarrow A \\ O V F \rightarrow C A \end{gathered}$ | OVF | 11 |
| Add A to Memory with Carry | AMCD d |  | $\begin{aligned} & M+A+C A \rightarrow A \\ & O V F \rightarrow C A \end{aligned}$ | OVF | $2 \cdot 2$ |
| Subtract A from Memory with Carry | SMC | 0010011000 | $\begin{gathered} M-C A \rightarrow A \\ N B \rightarrow C A \end{gathered}$ | NB | 1/1 |
| Subtract A from Memory with Carry | SMCD d |  | $\begin{gathered} M-A-C A \rightarrow A \\ N B \rightarrow C A \end{gathered}$ | NB | 22 |
| OR A and B | OR | 0101000100 | $A \cdot B \rightarrow A$ |  | 1/1 |
| AND Memory with A | ANM | 0010011100 | $A \subset, M \rightarrow A$ | $N \mathrm{Z}$ | 1/1 |
| AND Memory with A | ANMD d |  | $A$ M $\rightarrow$ A | NZ | 2,2 |
| OR Memory with A | ORM | 0000001100 | A $M^{\prime} \rightarrow A$ | NZ | 1 1 1 |
| OR Memory with A | ORMD d |  | A $M \rightarrow A$ | NZ | 22 |
| EOR Memory with A | EORM | 0000011100 | $A+M \rightarrow A$ | NZ | 1/1 |
| EOR Memory with A | EORMD d |  | $A+M+A$ | $N Z$ | 22 |

Table 27. Compare Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | WORD CYCLE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Immediate Not Equal to Memory | INEM i | $000010 i_{3} i_{2} i_{1} i_{0}$ | $i \neq M$ | NZ | 1/1 |
| Immediate Not Equal to Memory | INEMD i,d |  | $i \neq M$ | NZ | 2/2 |
| A Not Equal to Memory | ANEM | 0000000100 | $A \neq M$ | NZ | 1/1 |
| A Not Equal to Memory | ANEMD d |  | $A \neq M$ | NZ | 2/2 |
| B Not Equal to Memory | BNEM | 0001000100 | $B \neq M$ | NZ | 1/1 |
| Y Not Equal to Immediate | YNEI i | $000111 i_{3} i_{2} i_{1} i_{0}$ | $Y \neq \mathrm{i}$ | NZ | 1/1 |
| Immediate Less or Equal to Memory | ILEM i | $000011 i_{3} i_{2} i_{1} i_{0}$ | $i \leqq M$ | NB | 1/1 |
| Immediate Less or Equal to Memory | ILEMD i,d |  | $i \leqq M$ | NB | 2/2 |
| A Less or Equal to Memory | ALEM | 0000010100 | $A \leqq M$ | NB | 1/1 |
| A Less or Equal to Memory | ALEMD d |  | $A \leqq M$ | NB | 2/2 |
| B Less or Equal to Memory | BLEM | 0011000100 | $B \leqq M$ | NB | 1/1 |
| A Less or Equal to Immediate | ALEI i | $101011 i_{3} i_{2} i_{1}$ io | $A \leqq i$ | NB | 1/1 |

Table 28. RAM Bit Manipulation Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | $\frac{\text { WORO }}{\text { CYCLE }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set Memory Bit | SEM $n$ | $00100001 n_{1} n_{0}$ | $1 \rightarrow M(n)$ |  | 1/1 |
| Set Memory Bit | SEMD n,d |  | $1 \rightarrow M(n)$ |  | 2/2 |
| Reset Memory Bit | REM $n$ | $00100010 n_{1} n_{0}$ | $0 \rightarrow M(n)$ |  | 1/1 |
| Reset Memory Bit | REMD n,d |  | $0 \rightarrow M(n)$ |  | 2/2 |
| Test Memory Bit | TM $n$ | 00100011 n no |  | $\mathrm{M}(\mathrm{n})$ | 1/1 |
| Test Memory Bit | TMD n,d |  |  | $M(n)$ | 2/2 |

Table 29. ROM Address Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | StATUS | WORD/ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Branch on Status 1 | BR b | $11 \mathrm{~b}_{7} \mathrm{~b}_{6} \mathrm{~b}_{5} \mathrm{~b}_{4} \mathrm{~b}_{3} \mathrm{~b}_{2} \mathrm{~b}_{1} \mathrm{~b}_{0}$ |  | 1 | 1/1 |
| Long Branch on Status 1 | BRL u |  |  | 1 | 2/2 |
| Long Jump Unconditionally | JMPL u |  |  |  | 2/2 |
| Subroutine Jump on Status 1 | CAL a | $0111 \mathrm{a}_{5} \mathrm{a}_{4} \mathrm{a}_{3} \mathrm{a}_{2} \mathrm{a}_{1} \mathrm{a}_{0}$ |  | 1 | 1/2 |
| Long Subroutine Jump on Status 1 | CALL u | $\mathrm{O}_{9} \mathrm{~d}_{8} \mathrm{~d}_{7} d_{6} \mathrm{~d}_{5} \mathrm{~d}_{5} \mathrm{~d}_{4} \mathrm{p}_{3} \mathrm{~d}_{3} \mathrm{~d}_{2} \mathrm{~d}_{1} \mathrm{p}_{0} \mathrm{~d}_{0}$ |  | 1 | 2/2 |
| Table Branch | TBR p | $001011 p_{3} p_{2} p_{1} p_{0}$ |  |  | 1/1 |
| Return from Subroutine | RTN | 0000010000 |  |  | 1/3 |
| Return from Interrupt | RTNI | 0000010001 | CA RESTORE |  | 1/3 |

Table 30. Input/Output Instruction

| OPERATION | MNEMONIC | OPERATION CODE |  |  |  |  |  |  | FUNCTION | STATUS | WORD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set Discrete 1/O Latch | SED | 0 | 0 | 11 | 1 | 0 | 0 | 100 | $1 \rightarrow \mathrm{D}(\mathrm{Y})$ |  | 1/1 |
| Set Discrete 1/O Latch Direct | SEDD m | 1 | 10 | 11 | 1 | 0 |  | $m_{2} m_{1} m_{0}$ | $1 \rightarrow \mathrm{D}(\mathrm{m})$ |  | 1/1 |
| Reset Discrete I/O Latch | RED | 0 | 00 | 01 | 1 | 0 | 0 | 100 | $0 \rightarrow D(Y)$ |  | 1/1 |
| Reset Discrete 1/O Latch Direct | REDD m | 1 | 10 | 01 | 1 | 0 |  | $m_{2} m_{1} m_{0}$ | $\mathrm{O} \rightarrow \mathrm{D}(\mathrm{m})$ |  | 1/1 |
| Test Discrete I/O Latch | TD |  | 00 | 11 | 1 | 0 | 0 | 000 |  | D(Y) | 1/1 |
| Test Discrete I/O Latch Direct | TDD m |  | 10 | 10 | 1 | 0 |  | $m_{2} m_{1} m_{0}$ |  | D(m) | 1/1 |
| Load A from R-Port Register | LAR m |  | 10 | 01 | 0 | 1 |  | $m_{2} m_{1} m_{0}$ | $R(m) \rightarrow A$ |  | 1/1 |
| Load B from R-Port Register | LBR m |  | 10 | 01 | 0 | 0 |  | $m_{2} m_{1} m_{0}$ | $R(\mathrm{~m}) \rightarrow \mathrm{B}$ |  | 1/1 |
| Load R-Port Register from A | LRA m |  | 10 | 11 | 0 | 1 |  | $m_{2} m_{1} m_{0}$ | $A \rightarrow R(m)$ |  | 1/1 |
| Load R-Port Register from B | LRB m |  | 10 | 11 | 0 | 0 |  | $m_{2} m_{1} m_{0}$ | $B \rightarrow R(m)$ |  | 1/1 |
| Pattern Generation | $\mathrm{P} \quad \mathrm{p}$ |  | 01 | 10 | 1 | 1 |  | $p_{2} p_{1} p_{0}$ |  |  | 1/2 |

## (0) HITACHI

Table 31. Control Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | WORD/ <br> CYCLE |
| :--- | :---: | :---: | :---: | :---: | :---: |
| No Operation | NOP | 0000000000 |  |  | $1 / 1$ |
| Start Serial | STS | 0101001000 |  | $1 / 1$ |  |
| Stand-by Mode | SBY | 0101001100 |  | $1 / 1$ |  |
| Stop Mode | STOP | 0101001101 |  | $1 / 1$ |  |

Table 32. Op-Code Map

$\square . .1$ word/2 cycle Instruction
$\square . . .1$ word $/ 3$ cycle
. RAM Direct Address Instruction ( 2 word/2 cycle)

## - PRECAUTION TO USE THE EPROM ON-PACKAGE

 4 BIT SINGLE CHIP MICROCOMPUTERPlease pay attention to the followings, since this MCU has special structure with pin socket on the package.
(1) Don't apply high static voltage or surge voltage over MAX-

IMUM RATINGS to the socket pins as well as the LSI pins.
If not, that may cause permanent damage to the device.
(2) When using this in production like mask ROM type single chip microcomputer, pay attention to the followings to keep the good contact between the EPROM pins and socket pins.
(a) When soldering the LSI on a print circuit board, the recommended condition is

Temperature: lower than $250^{\circ} \mathrm{C}$
Time : within 10 sec .
Over time/temperature may cause the bonding solder of socket pin to melt and the socket pin may drop.
(b) Note that the detergent or coating will not get in the socket during flux washing or board coating after soldering, because that may cause bad effect on socket contact.
(c) Avoid permanent application of this under the condition of vibratory place and system.
(d) The socket, inserted and pulled repeatedly loses its contactability. It is recommended to use new one when applied in production.

Table 33 Differences among HD614P080S/HD614P0160S and HMCS402/404/408

| Item |
| :--- |
| Minimum instruction <br> execution time |
| Power supply voltage |

## HMCS412C/HMCS412CL/ HMCS412AC (HD614120/HD614125/HD614128)

## Description

The HMCS412C/CL/AC are CMOS 4-bit singlechip microcomputers in the HMCS400 series. Each device incorporates ROM, RAM, I/O, and timer/counter and contain high-voltage I/O pins including high-current output pins to drive a fluorescent display directly.

## Features

- 4-bit architecture
- 2048 words of 10 -bit ROM
- 160 digits of 4-bit RAM
- 36 I/O pins, including 24 high-voltage I/O pins (40 V max)
- Timer/counter
-11-bit prescaler
-8-bit auto-reload timer/event counter (timer B)
- Three interrupt sources
-External: 2
-Timer/counter: 1
- Subroutine stack
-Up to 16 levels including interrupts
- Minimum instruction execution time
$-0.89 \mu \mathrm{~s}: \mathrm{HMCS412AC}$
$-1.78 \mu \mathrm{~s}$ : HMCS412C
$-3.55 \mu \mathrm{~s}$ : HMCS412CL
- Low power dissipation modes
-Standby: Stops instruction execution while allowing clock oscillation and interrupt functions to operate
-Stop: Stops instruction execution and clock oscillation while retaining RAM data
- On-chip oscillator
-Crystal or ceramic filter
-External clock input
- Package
-Standard 42-pin dual in-line plastic package
42-pin shrink dual in-line plastic package
-44-pin flat plastic package
- Instruction set compatible with HMCS404; 98 instructions
- High programming efficiency with 10-bit/ word ROM: 78 single-word instructions
- Direct branch to all RAM areas
- Direct or indirect addressing of all RAM areas
- Subroutine nesting up to 16 levels including interrupts
- Rinary and BCD arithmetic operations
- Powerful logical arithmetic operations
- Pattern generation-table lookup capability
- Bit manipulation for both RAM and I/O


## Program Development Support Tools

- Cross assembler and simulator software for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PC HD614P180 with the following fixed options:
-I/O pin: open drain
-Oscillator: crystal or ceramic filter oscillator (externally drivable)
-Divider: Divide by 8
-Package: standard 42-pin dual in-line ceramic package


## Ordering Information

| Item | HMCS412C | HMCS412CL | HMCS412AC |
| :--- | :--- | :--- | :--- |
| Product <br> Name | HD614120 | HD614125 | HD614128 |
| Power Supply <br> (V) | 3.5 to 6 | 2.5 to 6 | 4.5 to 6 |
| Typical <br> instruction <br> Cycle Time $(\mu \mathrm{s})$ | 2 | 4 | 1 |

## Pin Arrangement



## Block Diagram



## Pin Description

GND, Vcc, Vdisp (Power)

GND, $\mathrm{V}_{\mathrm{CC}}$, and $\mathrm{V}_{\text {disp }}$ are the power supply pins for the MCU. Connect GND to the ground ( 0 V ) and apply the $\mathrm{V}_{\mathrm{CC}}$ power supply voltage to the $\mathrm{V}_{\mathrm{cc}}$ pin. The $\mathrm{V}_{\text {disp }}$ pin (multiplexed with $\mathrm{RA}_{1}$ ) is a power supply for high-voltage I/O pins with maximum voltage of $40 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{CC}}-40\right.$ V). For details, see Input/Output section.

## TEST (Test)

$\overline{\text { TEST }}$ is for test purposes only. Connect it to $V_{\text {ce }}$.

## RESET (Reset)

RESET resets the MCU. For details, see Reset section.

## OSC $_{1}$, OSC $_{2}$ (Oscillator Connections)

$\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ are input pins for the internal oscillator circuit. They can be connected to a crystal resonator, ceramic filter resonator, or external oscillator circuits. For details, see Internal Oscillator Circuit section.

## $\mathrm{D}_{0}-\mathrm{D}_{14}$ (D Port)

The D port is an input/output port addressed by the bit. These 15 pins are all input/output pins. $D_{0}$ to $D_{3}$ are standard and $D_{4}$ to $D_{14}$ are high-voltage pins. The circuit type for each pin can be selected using a mask option. For details, see Input/Output section.
$\mathbf{R 0} 0_{0}-\mathbf{R O}_{3}, \mathbf{R 1}_{0}-\mathbf{R 1}_{3}, \mathbf{R 2}_{0}-\mathbf{R} 2_{3}, \mathbf{R 3}_{0}-\mathbf{R} 3_{3}$,
$\mathbf{R} \mathbf{4}_{0}-\mathbf{R} \mathbf{3}_{3}, \mathbf{R A}_{1}(\mathbf{R}$ Ports)
R0 to R4 are 4-bit ports. RA is a 1 -bit port. R0 is an output port, RA is an input port, and K 1 to R4 are I/O ports. RO, R1, R2, and RA are high-voltage ports, and R3 and R4 are standard ports. Each pin has a mask option which selects its circuit type. The pins $\mathrm{R3}_{2}$, and $\mathrm{R3}_{3}$ are multiplexed with $\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ respectively. For details, see Input/Output section.

## $\overline{\text { INT }}_{0}, \overline{\text { INT }}_{1}$ (Interrupts)

$\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ are external interrupts for the MCU. $\overline{\mathrm{INT}}_{1}$ can be used as an external event input pin for timer B. $\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ are multiplexed with $\mathrm{R} 3_{2}$ and $\mathrm{R}_{3}$ respectively. For details, see Interrupt section.

## Functional Description

## ROM Memory Map

The MCU includes 2,048 words $\times 10$ bits of ROM. ROM is described in the following paragraphs and the ROM memory map (figure 1).

Vector Address Area ( $\mathbf{\$ 0 0 0 0}$ to $\mathbf{\$ 0 0 0 F}$ ): Locations $\$ 0000$ through $\$ 000 \mathrm{~F}$ can be used for JMPL instructions to branch to the starting address of the initialization program and of the interrupt service programs. After reset or interrupt routine is serviced, the program is executed from the vector address.

Zero-Page Subroutine Area ( $\mathbf{\$ 0 0 0 0}$ to S003F): Locations $\$ 0000$ through $\$ 003 \mathrm{~F}$ can be used for subroutines. CAL instructions branch to subroutines.

Pattern Area ( $\mathbf{\$ 0 0 0 0}$ to \$07FF): Locations $\$ 0000$ through $\$ 07 \mathrm{FF}$ can be used for ROM data. $P$ instructions allow referring to the ROM data as a pattern.

Program Area ( $\mathbf{\$ 0 0 0 0}$ to S07FF): Locations from $\$ 0000$ to $\$ 07 \mathrm{FF}$ can be used for program
code.

## RAM Memory Map

The MCU includes 160 digits of 4-bit RAM as the data and stack area. In addition to these areas, interrupt control bits and special function registers are also mapped on the RAM memory space. The RAM memory map (figure 2 ) is described in the following paragraphs.

Interrupt Control Bit Area ( $\mathbf{\$ 0 0 0}$ to $\mathbf{\$ 0 0 3 \text { ): }}$ The interrupt control bit area (figure 3) is used for interrupt controls. It is accessable only by a RAM bit manipulation instruction. However, the interrupt request flag cannot be set by software. The RSP bit is used only to reset the stack pointer.

Special Function Registers Area (\$004 to \$00B): The special function registers are the mode or data registers for the external interrupt, the serial interface, and the timer/ counter. These registers are classified into three types: write-only, read-only, and read/ write as shown in figure 2. These registers

## HMCS412C/HMCS412CL/HMCS412AC

cannot be accessed by RAM bit manipulation instructions.


Figure 1. ROM Memory Map


Figure 2. RAM Memory Map

Data Area (\$020 to \$07F): 16 digits of $\$ 020$ through $\$ 02 \mathrm{~F}$ are called memory registers (MR) and are accessible by LAMR and XMRA instructions (figure 4).

Stack Area (\$3C0 to \$3FF): Locations \$3C0 through \$3FF are reserved for LIFO stacks to save the contents of the program counter (PC), status (ST) and carry (CA) when su-
broutine call (CAL-instruction, CALLinstruction) and interrupts are serviced. This area can be used as a 16 nesting level stack in which one level requires 4 digits. Figure 4 shows the save condition. The program counter is restored by RTN and RTNI instructions. Status and carry are restored only by RTNI instruction. This area, when not used for a stack, is available as a data area.


Figure 3. Configuration of Interrupt Control Bit Area

| Memory Registers |  |  |
| :---: | :---: | :---: |
| 32 | MR(0) | \$020 |
| 33 | MR(1) | \$021 |
| 34 | MR(2) | \$022 |
| 35 | MR(3) | \$023 |
| 36 | MR(4) | \$024 |
| 37 | MR(5) | \$025 |
| 38 | MR(6) | \$026 |
| 39 | MR(7) | \$027 |
| 40 | MR(8) | \$028 |
| 41 | MR(9) | \$029 |
| 42 | MR(10) | \$02A |
| 43 | MR(11) | \$02B |
| 44 | MR(12) | \$02C |
| 45 | MR(13) | \$02D |
| 46 | MR(14) | \$02E |
| 47 | MR(15) | \$02F |



Figure 4. Configuration of Memory Register, Stack Area, and Stack Position

Hitachi America Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

## Registers and Flags

The MCU has nine registers and two flags for the CPU operations (figure 5).

Accumulator (A), B Register (B): The 4-bit accumulator and $B$ register hold the results of the arithmetic logic unit (ALU), and transfer data to/from memories, I/O, and other registers.

W Register (W), X Register (X), Y Register ( $\mathbf{Y}$ ): The $W$ register is a 2-bit, and the $X$ and $Y$ registers are 4 -bit registers used for indirect addressing of RAM. The Y register is also used for D port addressing. The W register is write-only register.

SPX Register (SPX), SPY Register (SPY): The 4 -bit registers SPX and SPY are used to assist the $X$ and $Y$ registers respectively.

Carry (CA): The carry (CA) stores the overflow from ALU generated by an arithmetic operation. It is also affected by SEC, REC, ROTL, and ROTR instructions.

During interrupt servicing, carry is pushed onto the stack. It is restored by a RTNI instruction, but not by a RTN instruction.

Status (ST): The status (ST) holds the ALU overflow, ALU non-zero, and the results of bit test instruction for the arithmetic or compare instructions. It is a branch condition of the $B R$, BRL, CAL, or CALL instructions. The value of the status remains unchanged until the next arithmetic, compare, or bit test instruction is executed. Status becomes 1 after a BR, BRL, CAL, or CALL instruction whether it is executed or skipped. During interrupt servicing, status is pushed onto the stack and restored back from the stack by a RTNI instruction, but not by a RTN instruction.

Program Counter (PC): The program counter is a 14 -bit binary counter which controls the sequence in which the instructions stored in ROM are executed.

Stack Pointer (SP): The stack pointer (SP) is used to point the address of the next stacking area (up to 16 levels).

The stack pointer is initialized to RAM address $\$ 3 F F$. It is decremented by 4 when data is pushed onto the stack, and incremented by 4 when data is restored from it. The stack can only be used up to 16 levels deep because the upper 4 bits of the stack pointer are fixed at 1111.


Figure 5. Registers and Flags

The stack pointer is initialized to $\$ 3 \mathrm{FF}$ by either MCU reset or the RSP bit reset by a REM/REMD instruction.

## Interrupt

Three interrupt sources are available on the MCU: external requests ( $\mathrm{INT}_{0}, \mathrm{INT}_{1}$ ), and timer/counter (timer B). For each source, an interrupt request flag (IF), interrupt mask (IM) and interrupt vector addresses are provided to control and maintain the interrupt request. The interrupt enable flag (IE) is also used to control an interrupt operations.

Interrupt Control Bits and Interrupt Service: The interrupt control bits are mapped on $\$ 000$ through $\$ 003$ of the RAM space. They are accessible by RAM bit manipulation instructions. (The interrupt request flag (IF) cannot be set by software.) The interrupt enable flag (IE) and IF are cleared to 0 , and the interrupt mask (IM) is set to 1 at initialization by MCU reset.

Figure 6 is a block diagram of the interrupt control circuit. Table 1 shows the interrupt priority and vector addresses, and table 2 shows the interrupt conditions corresponding to each interrupt source.

Table 1. Vector Addresses and Interrupt Priority

|  |  |  | Interrupt Control Bit | $\overline{\text { INT }}_{0}$ | $\overline{\mathbf{I N T}}_{1}$ | Timer B |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset, Interrupt | Priority | Vector addres | I/E | 1 | 1 | 1 |
| RESET | - | \$0000 | $\overline{\mathrm{IFO}} \overline{\mathrm{IMO}}$ | 1 |  | 0 |
| $\overline{\mathrm{INT}}_{0}$ | 1 | \$0002 | IFO.MO | 1 | 0 | 0 |
| , | 2 | \$0004 | $\mathrm{IF} 1 \cdot \overline{\mathrm{M} ~} \mathrm{i}$ | * | 1 | 0 |
| $\mathrm{INT}_{1}$ | 2 | \$0004 | IFTB-IMTB | * | * | 1 |
| Timer B | 3 | \$0008 |  |  |  |  |



Fiqure 6. Interrupt Control Circuit Block Diagram

The interrupt request is generated when the IF is set to 1 and IM is 0 . If the IE is 1 at this time, the interrupt will be activated and vector addresses will be generated from the priority PLA corresponding to the interrupt sources.

Figure 7 shows the interrupt service sequence, and figure 8 shows the interrupt service flowchart. If an interrupt is requested, the instruction being executed finishes in the first cycle. The IE is reset in the second cycle. In the second and third cycles, the carry, status and program counter are pushed onto the stack. In the third cycle, the instruction is re-executed after jumping to the vector address.

In each vector address, program a JMPL instruction to branch to the starting address of the interrupt service program. The IF which caused the interrupt service must be reset by software in the interrupt service program.

Interrupt Enable Flag (I/E: \$000 bit 0): The interrupt enable flag enables/disables interrupt requests as shown in table 3. It is reset by interrupt servicing and set by the RTNI instruction.

External Interrupts ( $\overline{\mathrm{INT}}_{\mathbf{0}}, \overline{\mathrm{INT}}_{1}$ ): The external interrupt request inputs ( $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}$ )
can be selected by the port mode register (PMR: \$004). Setting bit 3 and bit 2 of PMR causes $\mathrm{R3}_{3} / \mathrm{INT}_{1}$ pin and $\mathrm{R}_{2} / \overline{\mathrm{INT}} \mathrm{IN}_{0}$ pin to be used as $\overline{\mathrm{INT}}_{1}$ pin and $\overline{\mathrm{INT}}_{0}$ pin respectively.

The external interrupt request flags (IF0, IF1) are set at the falling edge of $\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ inputs (table 4).

The $\overline{\mathrm{INT}}_{1}$ input can be used as a clock signal input to timer B. Then, timer B counts up at each falling edge of the $\mathrm{INT}_{1}$ input. When using $\overline{\mathrm{INT}}_{1}$ as timer B external event input, the external interrupt mask (IM1) has to be set so that the $\overline{\mathrm{INT}}_{1}$ interrupt request will not be accepted (table 5).

External Interrupt Request Flags (IF0: $\$ 000$ bit 2, IF1: $\$ 001$ bit 0): The external interrupt request flags (IF0, IF1) are set at the falling edge of the $\overline{\mathrm{INT}}_{0}$, and $\overline{\mathrm{INT}}_{1}$ inputs respectively.

External Interrupt Masks (IMO: \$000 bit 3, IM1: \$001 bit 1): The external interrupt masks mask the external interrupt requests.

Port Mode Register (PMR: \$004): The 4-bit write-only port mode register controls the $\mathrm{R} 3_{2} / \overline{\mathrm{INT}}_{0}$ pin, and $\mathrm{R3}_{3} / \overline{\mathrm{INT}}_{1}$ pin as shown in table 6. The port mode register will be initialized to $\$ 0$ by MCU reset. These pins are therefore initially used as ports.

## Table 3. Interrupt Enable Flag

| Interrupt Enable Flag | Interrupt Enable/Disable |
| :--- | :--- |
| 0 | Disable |
| 1 | Enable |

Table 4. $\underset{\text { Flag }}{\text { Fxternal } \text { Interrupt Request }}$

| External Interrupt Request Flags | Interrupt Requests |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

## Table 5. External Interrupt Mask

External Interrupt Masks Interrupt Requests

| 0 | Enable |
| :--- | :--- |
| 1 | Disable (masks) |

Table 6. Port Mode Register

| PMR3 | $\mathbf{R 3}_{\mathbf{3}} / \overline{\mathbf{N T}}_{\mathbf{1}} \mathbf{P i n}$ |
| :--- | :--- |
| $\mathbf{0}$ | Used as $\mathrm{R}_{3}$ port input/output pin |
| $\mathbf{1}$ | Used as $\overline{\mathrm{INT}}_{1}$ input pin |


| $\mathbf{P M R 2}$ | $\mathbf{R 3}_{\mathbf{2}} / \overline{\mathbf{N T}}_{\mathbf{0}} \mathbf{P i n}$ |
| :--- | :--- |
| $\mathbf{0}$ | Used as $\mathrm{R}_{2}$ port input/output pin |
| $\mathbf{1}$ | Used as ${\overline{\mathrm{N}} \mathrm{T}_{0} \text { input pin }}$ |



Figure 7. Interrupt Servicing Sequence


Figure 8. Interrupt Servicing Flowchart

## Timer

The MCU contains a prescaler and a timer/ counter (timer B, figure 9) whose functions are the same as HMCS404C's. The prescaler is an 11-bit binary counter, and timer $B$ is an 8 bit auto-reload timer/event counter.

Prescaler: The input to the prescaler is a system clock signal. The prescaler is initialized to $\$ 000$ by MCU reset, and it starts to count up the system clock signal as soon as the RESET input goes to logic 0 . The prescaler keeps counting up except in MCU reset and stop mode. The prescaler provides clock signals to timer $B$. The prescaler divide ratio is selected by the timer mode register $B$ (TMB).

Timer B Operation: The timer mode register B (TMB: \$009) selects the auto-reload function, input clock source, and the prescaler divide ratio for timer $B$. When the external event input is used as an input clock signal to timer B, select $\mathrm{R}_{3} / \overline{\mathrm{INT}}_{1}$ as $\mathrm{INT}_{1}$ and set the external interrupt mask (IM1) to prevent an external interrupt request from occurring.

Timer B is initialized according to the data written into the timer load register by software. Timer B counts up at every clock input signal. When the next clock signal is applied to timer $B$ after it is set to $\$ F F$, it will generate an overflow output. Then case, if the autoreload function is selected, timer B is initialized to the value of the timer load register. If it is not selected, timer B goes to $\$ 00$. The
timer B interrupt request flag (IFTB: \$002 bit 0 ) will be set at this overflow output.

Timer Mode Register B (TMB: \$009): The 4-bit write-only timer mode register B (TMB) selects the auto-reload function, the prescaler divide ratio, and the source of the clock input signal, as shown in table 7. The timer mode register B is initialized to $\$ 0$ by MCU reset.

The operation mode of timer B changes at the second instruction cycle after the timer mode register $B$ is written to. Timer $B$ should be initialized by writing data into the timer load register after the contents of TMB are changed Configuration and function of timer mode register $B$ is shown in figure 10.

Timer $B$ (TCBL: S00A, TCBU: S00B, TLRL: SOOA, TLRU: SOOB): Timer B consists of an 8bit write-only timer load register and an 8-bit read-only timer/event counter. Each has a low-order digit (TCBL: \$00A, TLRL: \$00A) and a high-order digit (TCBU: \$00B, TLRU: \$00B) (figure 2).

The timer/event counter can be initialized by writing data into the timer load register. In this case, write the low-order digit first, and then the high-order digit. The timer/event counter is initialized when the high-order digit is written. The timer load register is initialized to $\$ 00$ by the MCU reset.

The counter value of timer B can be obtained by reading the timer/event counter. In this case, read the high-order digit first, and then


Figure 9. Timer Block Diagram
the low-order digit. The count value of the low-order digit is latched at the time when the high-order digit is read.

Timer B Interrupt Request Flag (IFTB: $\mathbf{S 0 0 2}$ bit 0): The timer $B$ interrupt request flag is set by the overflow output of timer B
(table 8).
Timer B Interrupt Mask (IMTB: S002 bit 1): The timer B Interrupt mask prevents an interrupt request from being generated by the timer B interrupt request flag (table 9).

Table 7. Timer Mode Register B

| TMB3 |  |  | Auto-reload Function <br> No |
| :---: | :---: | :---: | :---: |
| 0 |  |  |  |
| 1 |  |  | Yes |
| TMB2 | TMB1 | TMBO | Prescaler Divide Ratio, Clock Input Source |
| 0 | 0 | 0 | $\div 2048$ |
| 0 | 0 | 1 | $\div 512$ |
| 0 | 1 | 0 | $\div 128$ |
| 0 | 1 | 1 | $\div 32$ |
| 1 | 0 | 0 | $\div 8$ |
| 1 | 0 | 1 | $\div \quad 4$ |
| 1 | 1 | 0 | $\div 2$ |
| 1 | 1 | 1 | $\overline{\mathrm{INT}}_{1}$ (External Event Input) |

Table 8. Timer B Interrupt Request Flag

| Timer B Interrupt <br> Request Flag | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Table 9. Timer B Interrupt Mask
Timer B Interrupt Mask Interrupt Request

| 0 | Enable |
| :--- | :--- |
| 1 | Disable (Mask) |



TMB: \$009


Figure 10. Mode Register Configuration and Function

## Input/Output

The MCU has 36 I/O pins, 12 standard and 24 high voltage. One of three circuit types can be selected by mask option for each standard pin: CMOS, with pull-up MOS, and without pull-up MOS (NMOS open drain). One of two circuit types can be selected for each highvoltage pin: with pull-down MOS and without pull-down MOS (PMOS open drain). Since the pull-down MOS is connected to the internal $\mathrm{V}_{\text {disp }}$ line, $\mathrm{V}_{\text {disp }}$ must be selected for the $R_{1} / V_{\text {disp }}$ pin via mask option when at least one high-voltage pin is selected as with pull-down MOS. See table 10 for I/O pin circuit types.

When every input/output pin is used as an input pin, the mask option and output data must be selected as specified in table 11.

Output Circuit Operation With Pull-Up MOS Standard Pins: In the standard pin option with pull-up MOS, the circuit shown in Figure 11 is used to shorten rise time of output.

When the MCU executes an output instruction, it generates a write pulse to the R port addressed by this instruction. This pulse will switch the PMOS (B) on and shorten the rise time. The write pulse keeps PMOS in the on state for one-eighth of the instruction cycle time. While the write pulse is 0 , a high output level is maintained by the pull-up MOS (C).

When the $\overline{\mathrm{HLT}}$ signal becomes 0 in stop mode, MOS (A) (B) (C) turn off.

D Port: The D port I/O port has 15 discrete I/O pins, each of which can be addressed independently. It can be set/reset through SED/RED and SEDD/REDD instructions, and can be tested through TD and TDD instructions. See table 10 as for the classification of
standard pin, high-voltage pin, and the I/O pin circuit types.

R Ports: The six R ports in the HMCS414 are composed of 16 I/O pins, 4 output-only pins, and 1 input-only pin. Data is input through LAR and LBR instructions and output through LRA and LRB instructions. The MCU will not be affected by writing into the inputonly and/or non-existing ports, while invalid data will be read from the output-only and/or non-existing ports.

The $\mathrm{R}_{2}$ and $\mathrm{R} 3_{3}$ pins are multiplexed with the $\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ pins respectively. See table 10 as for the classification of standard pins, high-voltage pins and selectable circuit types of these I/O pins.

Unused I/O Pins: If unused I/O pins are left floating, the LSI may malfunction because of noise. The I/O pins should be fixed as follows to prevent the malfunction.

High-voltage pins: select without pull-up MOS (PMOS open drain) via mask option and connect to $\mathrm{V}_{\mathrm{CC}}$ on the printed circuit board.

Standard pins: Select without pull-up MOS (NMOS open drain) via mask option and connect to GND on the printed circuit board.

## Reset

Bringing the RESET pin high resets the MCU. At power-on, or when cancelling stop mode, the reset must satisfy $t_{R C}$ for the oscillator to stabilize. In all other cases, at least two instructions cycles are required for the MCU to be reset.

Table 12 shows the parts initialized by MCU reset, and the status of each. Table 13 shows how registers recover from stop mode.

## Table 10. I/O Pin Circuit Types

|  |  | Without pull-up MOS (NMOS open drain) (A) | With pull-up MOS (B) | CMOS (C) | Applicable pins |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1/0 <br> Common Pins |  |  |  | $\begin{aligned} & D_{0}-D_{3} \\ & R 3_{0}-R 3_{3} \\ & R 4_{0}-R 4_{3} \end{aligned}$ |

Table 10. I/O Pin Circuit Types (Cont)

|  |  | Without pull-down MOS (PMOS open drain) (D) | With pull-down MOS (E) | Applicable pins |
| :---: | :---: | :---: | :---: | :---: |
|  | Common Pins |  |  | $\begin{aligned} & D_{4}-D_{14} \\ & R 1_{0}-R 1_{3} \\ & R 2_{0}-R 2_{3} \end{aligned}$ |
|  | Output Pins |  |  | $\mathrm{RO}_{0}-\mathrm{RO}_{3}$ |
|  | Input Pins | $\bigcirc \stackrel{\text { HLT }}{-1}{ }_{\text {data }}^{\text {Input }}$ |  | RA ${ }_{1}$ |

Table 10. I/O Pin Circuit Types (Cont)

|  | Without pull-up MOS (NMOS open drain) <br> or CMOS (A or C) | With pull-up MOS (B) | Applicable <br> pins |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |

Note: In the stop mode, $\overline{\text { HLT }}$ signal is 0 , HLT signal is 1 and $\mathrm{I} / \mathrm{O}$ pins are in high impedance state.

## HITACHI

Table 11. Data Input from Input/Output Common Pins

| I/O Pin Circuit Type |  | Input Possible | Input Pin State |
| :--- | :--- | :--- | :--- |
| Standard Pins | CMOS | No | - |
|  | Without pull-up MOS <br> (NMOS open drain) | Yes | 1 |
|  | With pull-up MOS | Yes | 1 |
| High Voltage Pins | Without pull-down MOS <br> (PMOS open drain) | Yes | 0 |
|  | With pull-down MOS | Yes | 0 |



| MOS <br> Buffer | On Resistance Value |  |
| :--- | :--- | :--- |
|  | HMCS412C, HMCS412AC | HMCS412CL |
| A | approx. $250 \Omega$ | approx. $1 \mathrm{k} \Omega$ |
| B | approx. $1 \mathrm{k} \Omega$ | approx. $1.7 \mathrm{k} \Omega$ |
| C | approx. $30 \mathrm{k} \Omega$ to $160 \mathrm{k} \Omega$ <br> $\left(\mathrm{V}_{c c}=5 \mathrm{~V}\right)$ | approx. $60 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega\left(\mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}\right)$ <br> approx. $30 \mathrm{k} \Omega$ to $160 \mathrm{k} \Omega\left(\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}\right)$ |



Output instruction execution

Write pulse


Figure 11. Output Circuit Operation of Standard Pins With Pull-Up MOS Option

Table 12. Initial Value After MCU Reset
Initial Value by

| Items |  |  | MCU Reset | Contents |
| :---: | :---: | :---: | :---: | :---: |
| Program Counter (PC) |  |  | \$0000 | Execute program from the top of ROM address |
| Status (ST) |  |  | 1 | Enable to branch with conditional branch instructions |
| Stack Pointer (SP) |  |  | \$3FF | Stack level is 0 |
| 1/O Pin <br> Output Register | Standard Pin | (A) Without PullUp MOS | 1 | Enable input |
|  |  | (B) With Pull-Up MOS | 1 | Enable input |
|  |  | (C) CMOS | 1 | - |
|  | High Voltage Pin | (D) Without PullDown MOS | 0 | Enable input |

(E) With Pull- $0 \quad$ Enable input Down MOS

| Interrupt Flag | Interrupt Enable Flag (I/E) | 0 | Inhibit all interrupts |
| :--- | :--- | :--- | :--- |
|  | Interrupt Request Flag (IF) | 0 | No interrupt request |
|  | Interrupt Mask (IM) | 1 | Mask interrupt request |
| Mode Register Port Mode Register (PMR) | 0000 | See port mode register |  |
|  | Timer Mode Register B (TMB) | 0000 | See timer mode register B |
|  | Prescaler | $\$ 000$ | - |
|  | Timer/Event Counter B (TCB) | $\$ 00$ | - |
|  | Timer Load Register (TLR) | $\$ 00$ | - |

Table 13. Initial Value after Stop Reset
\(\left.$$
\begin{array}{llllll}\text { Item } & & \begin{array}{l}\text { After Recovering from Stop } \\
\text { Mode by MCU Reset }\end{array} & \begin{array}{l}\text { After MCU Reset (Non-Stop } \\
\text { Mode) }\end{array}
$$ <br>

\hline Carry \& (CA) \& \& The contents of the items before MCU reset are not retained.\end{array}\right]\)| Accumulator | (A) |  | It is necessary to initialize them by software. |
| :--- | :--- | :--- | :--- |

## Internal Oscillator Circuit

Figure 12 outlines the internal oscillator circuit. Through mask option, either crystal oscillator or ceramic filter oscillator can be selected as the oscillator type. Refer to table

15 for selection of the type. In addition, see figure 13 for the layout of the crystal or ceramic filter. In all cases, external clock operation is available. Three divide ratios, $1 /$ $16,1 / 8$, and $1 / 4$, are selectable via mask option (table 14).


Figure 12. Internal Oscillator Circuit

Table 14. Internal Oscillation Circuit Mask Option

|  |  | HMCS <br> 412C | HMCS <br> 412CL | HMCS <br> 412AC |
| :--- | :--- | :--- | :--- | :--- |
| Divider | $1 / 16$ | - | $O$ | - |
|  | $1 / 8$ | $O$ |  | - |
|  | $1 / 4$ | $O$ | - | 0 |
| Oscillator | Crystal | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | Ceramic | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |



Figure 13. Layout of Crystal and Ceramic Filter

Table 15. Examples of Oscillator Circuits

|  | Circuit Configuration | Circuit Constants |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | HMCS412C | HMCS412CL | HMCS412AC |
| External Clock Operation | Oscillator |  |  |  |
| Ceramic Filter Oscillator |  | Ceramic filter CSA 4.00MG CSA 2.000MK <br> (Murata) <br> $R_{f}: 1 \mathrm{M} \Omega \pm 20 \%$ <br> $\mathrm{C}_{1}: 30 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%$ | Ceramic filter CSA 4.00MG CSA 2.000MK (Murata) $R_{f}: 1 \mathrm{M} \Omega \pm 20 \%$ $\mathrm{C}_{1}: 30 \mathrm{pF} \pm 20 \%$ $\mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%$ | Ceramic filter CSA4.00MG (Murata) <br> $\mathrm{R}_{\mathrm{f}}: 1 \mathrm{M} \Omega \pm 20 \%$ <br> $\mathrm{C}_{1}: 30 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%$ |
| Crystal Oscillator |  | $\mathrm{R}_{\mathrm{f}}: 1 \mathrm{M} \Omega \pm 20 \%$ <br> $C_{1}: 10-22 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}$ : $10-22 \mathrm{pF} \pm 20 \%$ <br> Crystal: equivalent to circuit shown <br> $\mathrm{C}_{0}$ : 7 pF max. <br> $\mathrm{R}_{\mathrm{s}}$ : $100 \Omega$ max. <br> f: $1.0-4.5 \mathrm{MHz}$ | $\mathrm{R}_{\mathrm{f}}: 1 \mathrm{M} \Omega \pm 20 \%$ <br> $\mathrm{C}_{1}: 10-22 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 10-22 \mathrm{pF} \pm 20 \%$ <br> Crystal: equivalent to circuit shown <br> $\mathrm{C}_{0}$ : 7 pF max. <br> $\mathrm{R}_{\mathrm{s}}$ : $100 \Omega$ max. <br> f: $1.0-4.5 \mathrm{MHz}$ | $\mathrm{R}_{\mathrm{f}}: 1 \mathrm{M} \Omega \pm 20 \%$ <br> $C_{1}: 10-22 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 10-22 \mathrm{pF} \pm 20 \%$ <br> Crystal: equivalent to circuit shown <br> $\mathrm{C}_{0}$ : 7 pF max. <br> $\mathrm{R}_{\mathrm{s}}$ : $100 \Omega$ max. <br> $\mathrm{f}: 1.0-4.5 \mathrm{MHz}$ |
|  |  |  | $R_{f}: 2 M \Omega \pm 20 \%$ <br> $\mathrm{C}_{1}: 10-22 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 10-22 \mathrm{pF} \pm 20 \%$ <br> Crystal: equivalent to circuit shown <br> $\mathrm{C}_{0}$ : 7 pF max. <br> $\mathrm{R}_{\mathrm{s}}: 100 \Omega$ max. <br> f: $1.0-2.25 \mathrm{MHz}$ |  |

Notes: 1. On the crystal and ceramic filter resonator, the upper circuit parameters are recommended by the crystal or ceramic filter maker. The circuit parameters are changed by crystal, ceramic filter resonator, and the floating capacitance in designing the board. In employing the resonator, please consult with the engineers of the crystal or ceramic filter maker to determine the circuit parameter.
2. Wiring between $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$, and elements should be as short as possible, and never cross the other wires. Refer to the layout of crystal and ceramic filter (figure 13).

## Operating Modes

## Low Power Dissipation Mode

The MCU has two low power dissipation modes, standby mode and stop mode (table 16). Figure 14 is a mode transition diagram for these modes.

Standby Mode: Executing an SBY instruc-
tion puts the MCU into standby mode. In standby mode, the oscillator circuit is active and interrupts and timer/counter working. On the other hand, the CPU stops since the clock related to the instruction execution stops. Registers, RAM, and I/O pins retain the states they were in just before the MCU went into standby mode.

Table 16. Low Power Dissipation Mode Function

| Low Power <br> Dissipation Mode | Instruction | Oscillator <br> Circuit | Instruction Execution | Register, Flag | Interrupt Function | RAM | Input/ <br> Output <br> Pin | Timer/ <br> Counter | Recovery Method |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Standby mode | SBY <br> instruction | Active | Stop | Retained | Active | Retained | Retained <br> (Note 3) | Active | RESET <br> input, interrupt request |
| Stop mode | STOP <br> instruction | Stop | Stop | RESET <br> (Note 1) | Stop | Retained | High impedance (Note 2) | Stop | RESET input |

Notes: 1. The MCU recovers from STOP mode by RESET input. Refer to table 13 for the contents of the flags and registers.
2. A high-voltage pin with a pull-down MOS is tied to the $\mathrm{V}_{\text {disp }}$ power supply through the pulldown MOS. As the pull-down MOS stays on, a pull-down current flows when a difference between the pin voltage and the $\mathrm{V}_{\text {disp }}$ voltage exists. This is in addition to the current dissipation in stop mode ( $\mathrm{I}_{\text {stop }}$ ).
3. As an $I / O$ circuit is active, an $I / O$ current may flow, depending on the state of $I / O$ pin in standby mode. This is in addition to the current dissipation in standby mode.


Figure 14. MCU Operation Mode Transition

Standby mode may be cancelled by inputting RESET or by asserting an interrupt request. In the former case the MCU is reset. If the interrupt enable flag is 1 at this time, the interrupt is executed, while if it is 0 , the interrupt request is put on hold and normal instruction execution continues. In the later case, the MCU becomes active and executes the next instruction following the SBY instruction.

Figure 15 shows the flowchart of the standby mode.

Stop Mode: Executing a STOP instruction brings the MCU into stop mode, in which the oscillator circuit and every function of the MCU stop.

Stop mode may be cancelled by resetting the MCU. At this time, as shown in figure 16, reset input must be applied at least to $t_{R C}$ for oscillation to stabilize. (Refer to AC Characteristics table.) After stop mode is cancelled, RAM retains the state it was in just before the MCU went into stop mode, but the accumulator, $B$ register, W register, Y/SPY registers, and carry may not retain their contents.


Figure 15. MCU Operating Flowchart in Standby Mode

## RAM Addressing Mode

As shown in figure 17, the MCU has three RAM addressing modes: register indirect addressing, direct addressing, and memory register addressing.

Register Indirect Addressing: The W register, X register, and Y register contents (10 bits) are used as the RAM address.

Direct Addressing: A direct addressing instruction consists of two words, with the word ( 10 bits) following the opcode used as the RAM address.

Memory Register Addressing: The memory register (16 digits from $\$ 020$ to $\$ 02 F$ ) is accessed by executing the LAMR and XMRA instructions.

## ROM Addressing Mode and P Instructions

The MCU has four ROM addressing modes, as shown in figure 18.

Direct Addressing Mode: The program can branch to any address in the ROM memory space by executing a JMPL, BRL, or CALL instruction. These instructions replace the 14 program counter bits ( $\mathrm{PC}_{13}$ to $\mathrm{PC}_{0}$ ) with 14 -bit immediate data.

Current Page Addressing Mode: The ROM memory space is divided into pages, with 256 words in each page. Page zero begins at address $\$ 0000$. By executing a BR instruction, the program can branch to an address in the current page. This instruction replaces the low-order eight bits of the program counter ( $\mathrm{PC}_{7}$ to $\mathrm{PC}_{0}$ ) with the 8-bit immediate data.

When BR is on a page boundary ( $256 \mathrm{n}+255$ ) (figure 19), executing a BR instruction transfers the PC contents to the next page according to the hardware architecture. Consequently, the program branches to the next page when the BR is used on a page boundary. The HMCS400 series cross macro assembler has an automatic paging facility for ROM pages.

Zero Page Addressing Mode: By executing a CAL instruction, the program can branch to the zero page subroutine area, which is located at $\$ 00000-\$ 003 \bar{F}$. When a CAL instruction is executed, 6 -bits of immediate data are placed in the low- order six bits of the program counter ( $\mathrm{PC}_{5}$ to $\mathrm{PC}_{0}$ ) and 0s are placed in the high-order eight bits $\left(\mathrm{PC}_{13}\right.$ to $\left.\mathrm{PC}_{6}\right)$.

Table Data Addressing: By executing a TBR instruction, the program can branch to the address determined by the contents of the 4 -bit immediate data, accumulator, and $B$ register.

P Instruction: ROM data addressed by table data addressing can be referred to by a $P$ instruction (figure 20). When bit 8 in the ROM data is 1,8 bits of ROM data are written into the accumulator and B register. When bit 9 is 1, 8 bits of ROM data are written into the R1 and R2 port output register. When both bits 8 and 9 are 1, ROM data are written into the accumulator and B register and also to the R1 and R2 port output register at the same time.

The $P$ instruction has no effect on the program counter.


Figure 16. Timing Chart of Recovering from Stop Mode


Register Indirect Addressing


Direct Addressing


Memory Register Addressing

Figure 17. RAM Addressing Mode

## (JMPL) <br> (BRL)

(CALL〕


Current Page Addressing


Zero Page Addressing


Table Data Addressing

Figure 18, ROM Addressing Mode


Figure 19. BR Instruction Branch Destination on Pages Boundary


Figure 20. P Instruction

## HITACHI

## Instruction Set

The HMCS412C/CL/AC provide 98 instructions which are classified into 10 groups as follows:

1. Immediate instruction
2. Register-to-register instruction
3. RAM address instruction
4. RAM register instruction
5. Arithmetic instruction
6. Compare instruction
7. RAM bit manipulation instruction
8. ROM address instruction
9. Input/output instruction
10. Control instruction

Tables 17-26 list their functions, and table 27 is an opcode map.

Table 17. Immediate Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Immediate | LAl i |  | $i \rightarrow A$ |  | 1/1 |
| Load B from Immediate | LBI i | $10000000 i_{3} i_{2} i_{1} i_{0}$ | $i \rightarrow B$ |  | 1/1 |
| Load Memory from Immediate | LMID i,d | $\begin{array}{llllllllllllll}0 & 1 & 1 & 0 & 1 & 0 & i_{3} & i_{2} & i_{1} & i_{0}\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \rightarrow M$ |  | 2/2 |
| Load Memory from Immediate, Increment $Y$ | LMIIY i | $10010001 i_{3} i_{2} i_{1} i_{0}$ | $\xrightarrow{-} \mathrm{M}, \mathrm{Y}+1 \rightarrow \mathrm{Y}$ | NZ | 1/1 |

Table 18. Register-to-Register Instructions

| Operation | Mnemonic | Operation | Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from B | LAB | 00001 | 0001000 | B • A |  | 1/1 |
| Load B from A | LBA | 00011 | $\begin{array}{llllll}0 & 0 & 1 & 0 & 0 & 0\end{array}$ | A $\cdot \mathrm{B}$ |  | 1/1 |
| Load A from $Y$ | LAY | 0010 | $\begin{array}{llllll}1 & 0 & 1 & 1 & 1 & 1\end{array}$ | $\dot{Y}$. A |  | 1/1 |
| Load A from SPX | LASPX | 00001 | 101000 | SPX • A |  | 1/1 |
| Load A from SPY | LASPY | 00001 | $\begin{array}{llllll}0 & 1 & 1 & 0 & 0 & 0\end{array}$ | SPY • A |  | 1/1 |
| Load A from MR | LAMR m | 10001 | $11 m_{3} m_{2} m_{1} \mathrm{~m}_{0}$ | $\mathrm{MR}(\mathrm{m}) \cdot \mathrm{A}$ |  | 1/1 |
| Exchange MR and $A$ | XMRA m | 10011 | $11 m_{3} m_{2} m_{1} m_{0}$ | $\mathrm{MR}(\mathrm{m}) \rightarrow \mathrm{A}$ |  | 1/1 |

Table 19. RAM Address Instructions


Table 20. RAM Register Instructions


Note: (XY) and ( X ) have the following meaning:
(1) The instructions with (XY) have 4 mnemonics and 4 object codes for each (example of LAM (XY) is given, below).

| Mnemonic | $\mathbf{y}$ | $\mathbf{x}$ | Function |
| :--- | :--- | :--- | :--- |
| LAM | 0 | 0 |  |
| LAMX | 0 | 1 | $\mathrm{X} \mapsto \mathrm{SPX}$ |
| LAMY | 1 | 0 | $\mathrm{Y} \mapsto \mathrm{SPY}$ |
| LAMXY | 1 | 1 | $\mathrm{X} \mapsto \mathrm{SPX}, \mathrm{Y} \mapsto \mathrm{SPY}$ |

(2)The instructions with $(X)$ have 2 mnemonics and 2 object codes for each (example of $\operatorname{LMAIY}(X)$ is given below).

| Mnemonic | $\mathbf{x}$ | Function |
| :--- | :--- | :--- |
| LMAIY | 0 |  |
| LMAIYX | 1 | $X-$ SPX |

Table 21. Arithmetic Instructions


Note: $\quad n$ : Logical AND
U : Logical OR
$\oplus$ : Exclusive OR

## Table 22. Compare Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Immediate Not Equal to Memory | INEM i |  | $i \neq M$ | NZ | 1/1 |
| Immediate Not Equal to Memory | INEMD i,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \neq M$ | NZ | 2/2 |
| A Not Equal to Memory | ANEM | 0000000000100 | $A \neq M$ | NZ | 1/1 |
| A Not Equal to Memory | AMEMD d | $\begin{array}{cccccccccc} 0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ | $A \neq M$ | NZ | 2/2 |
| B Not Equal to Memory | BNEM | 00001100000100 | $B \neq M$ | NZ | 1/1 |
| Y Not Equal to Immediate | YNEI i |  | $Y \neq i$ | NZ | 1/1 |
| Immediate Less or Equal to Memory | ILEM i | $00000001911 i_{3} i_{2} \quad i_{1}$ io | $i \leqq M$ | NB | 1/1 |
| Immediate Less or Equal to Memory | ILEMD i,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $\mathrm{i} \leqq \mathrm{M}$ | NB | 2/2 |
| A Less or Equal to Memory | ALEM | 0000000100100 | $A \leqq M$ | NB | 1/1 |
| A Less or Equal to Memory | ALEMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \leqq M$ | NB | 2/2 |
| B Less or Equal to Memory | BLEM | 000111100000100 | $B \leqq M$ | NB | 1/1 |
| A Less or Equal to Immediate | ALEI i |  | $A \leqq i$ | NB | 1/1 |

Table 23. RAM Bit Manipulation Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set Memory Bit | SEM $n$ | $0001100000001 n$ | $1 \rightarrow M(n)$ |  | 1/1 |
| Set Memory Bit | SEMD n,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $1 \rightarrow M(n)$ |  | 2/2 |
| Reset Memory Bit | REM $n$ |  | $0 \rightarrow M(n)$ |  | 1/1 |
| Reset Memory Bit | REMD n, d | $\begin{array}{llllllllll}0 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & n_{1} & n_{0}\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $\mathrm{O} \rightarrow \mathrm{M}(\mathrm{n})$ |  | 2/2 |
| Test Memory Bit | TM $n$ |  |  | $M(n)$ | 1/1 |
| Test Memory Bit | TMD n,d | $\begin{array}{llllllllll}0 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & n_{1} & n_{0}\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | $M(n)$ | 2/2 |

Table 24. ROM Address Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Branch on Status 1 | BR b | $11 b_{7} b_{6} b_{5} b_{4} b_{3} b_{2} b_{1} b_{0}$ |  | 1 | 1/1 |
| Long Branch on Status 1 | BRL u | $\begin{array}{lllllll}0 & 1 & 0 & 1 & 1 & 1 & p_{3} p_{2} p_{1} p_{0}\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Long Jump Unconditionally | JMPL u | $\begin{array}{lllllll}0 & 1 & 0 & 1 & 0 & 1 & p_{3} p_{2} p_{1} p_{0}\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  |  | 2/2 |
| Subroutine Jump on Status 1 | CAL a |  |  | 1 | 1/2 |
| Long Subroutine Jump on Status 1 | CALL u | $\begin{array}{lllllll}0 & 1 & 0 & 1 & 1 & p_{3} p_{2} p_{1} p_{0}\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Table Branch | TBR p |  |  |  | 1/1 |
| Return from Subroutine | RTN | 00000010000 |  |  | 1/3 |
| Return from Interrupt | RTNI | 00000010001 | $1 \rightarrow 1 / E$ <br> CA Restore | ST | 1/3 |

Table 25. Input/Output Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  |  | Function | Status | Words <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set Discrete 1/O Latch | SED |  | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | $1 \rightarrow \mathrm{D}(\mathrm{Y})$ |  | 1/1 |
| Set Discrete I/O Latch Direc | SEDD m |  | 0 | 1 | 1 | 1 |  | $0 \mathrm{~m}_{3}$ | $\mathrm{m}_{2}$ |  |  | $1 \rightarrow \mathrm{D}(\mathrm{m})$ |  | 1/1 |
| Reset Discrete 1/O Latch | RED | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | $0 \rightarrow \mathrm{D}(\mathrm{Y})$ |  | 1/1 |
| Reset Discrete I/O Latch Direct | REDD m | 1 | 0 | 0 | 1 | 1 |  |  |  |  |  | $0 \rightarrow \mathrm{D}(\mathrm{m})$ |  | 1/1 |
| Test Discrete I/O Latch | TD | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |  | $\mathrm{D}(\mathrm{Y})$ | 1/1 |
| Test Discrete I/O Latch Direct | TDD m |  | 0 | 1 | 0 | 1 |  | $\mathrm{m}_{3}$ |  |  |  |  | $D(m)$ | 1/1 |
| Load A from R Port Register | LAR m |  | 0 | 0 | 1 | 0 |  |  |  |  |  | $R(m) \rightarrow A$ |  | 1/1 |
| Load B from R Port Register | LBR m |  | 0 | 0 | 1 | 0 |  | $0 \mathrm{~m}_{3}$ | $m_{2}$ |  |  | $R(m) \rightarrow B$ |  | 1/1 |
| Load R Port Register from A | LRA m |  | 0 | 1 | 1 | 0 |  | 1 m | $\mathrm{m}_{2}$ |  |  | $A \rightarrow R(m)$ |  | 1/1 |
| Load R Port Register from B | LRB m | 1 | 0 | 1 | 1 | 0 |  | 0 m | $\mathrm{m}_{2}$ |  |  | $B \rightarrow R(m)$ |  | 1/1 |
| Pattern Generation | Pp |  | 1 | 1 | 0 | 1 |  | $1 \mathrm{p}_{3}$ | $\mathrm{p}_{2}$ | $\mathrm{p}_{1}$ |  |  |  | 1/2 |

Table 26. Control Instructions

| Operation | Mnemonic | Operation Code |  |  | Function | StatusWords/ <br> Cycles |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| No Operation | NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $1 / 1$ |  |
| Standby Mode | SBY | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | $1 / 1$ |  |
| Stop Mode | STOP | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |  | $1 / 1$ |

Note: HMCS412 has no serial interface, so STS (start serial) operates the same as NOP.

Table 27. Opcode Map



Absolute Maximum Ratings

| Item | Symbol | Value | Unit | Note |
| :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | Vcc | -0.3 to +7.0 | V |  |
| Terminal Voltage | $V_{T}$ | -0.3 to $\mathrm{V}_{\mathrm{cc}}+0.3$ | V | 3 |
|  |  | $V_{C C}-45$ to $V_{C C}+0.3$ | V | 4 |
| Total Allowance of Input Current | $\Sigma \mathrm{lo}$ | 25 | mA | 5 |
| Maximum Input Current | 10 | 15 | mA | 7,8 |
| Maximum Output Current | $-10$ | 4 (2) | mA | 9,10,13 |
|  |  | 6 (3) | mA | 9, 11, 13 |
|  |  | 30 (15) | mA | 9, 12, 13 |
| Total Allowance of Output Current | - Elo | 85 (100) | mA | 6, 13 |
| Operating Temperature | Topr | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

Notes: 1. Permanent damage may occur if Absolute Maximum Ratings are exceeded. Normal operation should be under the conditions of Electrical Characteristics. If these conditions are exceeded, it may cause a malfunction or affect the reliability of LSI.
2. All voltages are with respect to GND.
3. Standard pins.
4. High-voltage pins.
5. Total allowance of input current is the total sum of input currents which flow in from all I/O pins to GND simultaneously.
6. Total allowance of output current is the total sum of the output currents which flow out from $V_{c c}$ to all I/O pins simultaneously.
7. Maximum input current is the maximum amount of input current from each $1 / O$ pin to GND.
8. $D_{0}-D_{3}, R 3$ and R4.
9. Maximum output current is the maximum amount of output current from $\mathrm{V}_{\mathrm{cc}}$ to each $\mathrm{I} / \mathrm{O}$ pin.
10. $D_{0}-D_{3}, R 3$ and R4.
11. RO-R2.
12. $D_{4}-D_{15}$.
13. $-\Sigma l_{0}=100 \mathrm{~mA}$ if - lois equal to or less than $2 \mathrm{~mA}, 3 \mathrm{~mA}$, or 15 mA .

## Electrical Characteristics

## DC Characteristics

$\left(G N D=0 V, V_{\text {disp }}=V_{C c}-40 \mathrm{~V}\right.$ to $V_{c c}, T_{a}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$,
HMCS412C: $\mathrm{V}_{\mathrm{cc}}=3.5 \mathrm{~V}$ to 6 V ,
HMCS412CL: $\mathrm{V}_{\mathrm{cc}}=2.5 \mathrm{~V}$ to 6 V ,
HMCS412AC: $\mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}$ to 6 V )

| Item | Symbol | Pin | Min | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $V_{1 H}$ | $\begin{aligned} & \text { RESET, }^{R_{2} / \mathrm{INT}_{0},} \\ & \mathrm{RB}_{3} / \mathrm{INT}_{1} \end{aligned}$ | 0.8 V CC | $V_{C C}+0.3$ | V |  |  |
|  |  | OSC: | $V_{c c}-0.5$ | $V_{c c}+0.3$ | $\because$ | HMCS ${ }^{\text {a }}$ (2C/AC |  |
|  |  |  | $V_{c c}-0.3$ | $V_{C C}+0.3$ | V | HMCS412CL |  |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & \mathrm{RESET}_{\text {, }} \\ & \mathrm{R3}_{2} / \mathrm{INT}_{0}, \\ & \mathrm{RB}_{3} / \mathrm{INT}_{1} \end{aligned}$ | -0.3 | 0.2 V CC | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | -0.3 | 0.5 | V | HMCS412C/AC |  |
|  |  |  | -0.3 | 0.3 | V | HMCS412CL |  |
| Input/Output Leakage Current | 11 \\| | $\begin{aligned} & \mathrm{RESET}_{1} \\ & \mathrm{RB}_{2} / \mathrm{INT}{ }_{0}, \\ & \mathrm{RB}_{3} / \mathrm{INT}_{1}, \\ & \mathrm{OSC}_{1} \end{aligned}$ |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | 1 |
| Current <br> Dissipation in Active Mode | Icc | VCC |  | 1.8 | mA | $\begin{aligned} & \text { HMCS412C; } \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz}, \div 8, \text { or } \\ & \mathrm{fosc}^{2}=2 \mathrm{MHz} \div 4 \end{aligned}$ | 2,5 |
|  |  |  |  | 0.8 | mA | $\begin{aligned} & \mathrm{HMCS} 412 \mathrm{CL} ; \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz}, \div 16, \text { or } \\ & \mathrm{fosc}=2 \mathrm{MHz} \div 8 \end{aligned}$ | 2,5 |
|  |  |  |  | 3.0 | mA | $\begin{aligned} & \mathrm{HMCS} 412 \mathrm{AC} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \\ & \mathrm{fosc}=4 \mathrm{MHz}, \div 4 \end{aligned}$ | 2,5 |
| Current Dissipation in Standby Mode | $I_{\text {SBY }}$ | $V_{C C}$ |  | 1.0 | mA | $\begin{aligned} & \text { HMCS412C; } V_{\mathrm{CC}}=5 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz} \div 8, \text { or } \\ & \mathrm{f}_{\mathrm{osc}}=2 \mathrm{MHz} \div 4 \end{aligned}$ | 3,5 |
|  |  |  |  | 0.5 | mA | $\begin{aligned} & \mathrm{HMCS} 412 \mathrm{CL} ; \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz}, \div 16, \text { or } \\ & \mathrm{f}_{\mathrm{osc}}=2 \mathrm{MHz} \div 8 \end{aligned}$ | 3,5 |
|  |  |  |  | 1.4 | mA | $\begin{aligned} & \mathrm{HMCS412AC} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz}, \div 4 \end{aligned}$ | 3,5 |
| Current <br> Dissipation in Stop Mode | $I_{\text {stop }}$ | $V_{\text {cc }}$ |  | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {in }}(\overline{T E S T})=V_{C C}-0.3 \mathrm{~V} \text { to } \\ & V_{C C} ; V_{C C}, V_{\text {in }}(\text { RESET })= \\ & 0 V \text { to } 3 \mathrm{~V} \end{aligned}$ | 4 |
| Stop Mode Retain Voltage | $\mathrm{V}_{\text {stop }}$ | $\mathrm{V}_{\mathrm{cc}}$ | 2 |  | V |  |  |

Notes: 1. Excluding pull-up MOS current and output buffer current.

Notes: 2. The MCU is in the reset state. Input/output current does not flow.

- MCU in reset state, operation mode
- RESET, TEST: Vcc
- $\mathrm{D}_{0}-\mathrm{D}_{3}, ~ R 3, ~ R 4: \mathrm{V}_{\mathrm{cc}}$
- D ${ }_{4}$-D $\mathrm{D}_{14}$, RO-R2, RA $\mathrm{RA}_{1}$ : $\mathrm{V}_{\text {disp }}$

3. The timer/counter operates with the fastest clock. Input/output current does not flow.

- MCU in standby mode
- Input/output in reset state
- RESET: GND
- TEST: Vcc
- $\mathrm{D}_{0}-\mathrm{D}_{3}, \mathrm{R} 3, \mathrm{R} 4: \mathrm{V}_{\mathrm{cc}}$
- $\mathrm{D}_{4}$ - $\mathrm{D}_{14}, \mathrm{RO}$-R2, $\mathrm{RA}_{1}$ : $\mathrm{V}_{\text {disp }}$

4. Excluding pull-down MOS current.
5. When $\mathrm{f}_{\text {osc }}=\mathrm{xMHz}$, estimate the current dissipation as follows:

HMCS412C/AC; Max value @ $\times \mathrm{MHz}=x / 4 \times$ (max value @ 4 MHz )
HMCS412CL; Max value @ $\times \mathrm{MHz}=x / 2 \times(\max$ value @ 2 MHz )

## Input/Output Characteristics for Standard Pins

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3_{\mathrm{O}}, \mathrm{R} 3_{1}, \\ & \mathrm{R} 4 \end{aligned}$ | $0.7 \mathrm{~V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |  |
| Input Low Voltage | VIL | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3_{0}, \mathrm{R}_{1}, \\ & \mathrm{R} 4 \end{aligned}$ | -0.3 |  | $0.3 V_{C C}$ | V |  |  |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3_{0}, \mathrm{R}_{1}, \\ & \mathrm{R} 4 \end{aligned}$ | $V_{C C}-1.0$ |  |  | V | HMCS412C/AC; <br> $-\mathrm{I}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ | 1 |
|  |  | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3_{0}, R 3_{1}, \\ & \mathrm{R} 4 \end{aligned}$ | $\mathrm{V}_{C C}-0.5$ |  |  | V | $\begin{aligned} & \mathrm{HMCS412C} / \mathrm{AC} ; \\ & -\mathrm{I}_{\mathrm{OH}}=0.5 \mathrm{~mA} \\ & \text { HMCS412CL; }-\mathrm{I}_{\mathrm{OH}}=0.3 \mathrm{~mA} \end{aligned}$ | 1 |
| Output Low Voltage | VoL | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3_{0}, R 3_{1}, \\ & R 4 \end{aligned}$ |  |  | 0.4 | V | $\begin{aligned} & \text { HMCS412C/AC; I IOL }=1.6 \mathrm{~mA} \\ & \text { HMCS412CL; } \mathrm{I}_{\mathrm{OH}}=0.4 \mathrm{~mA} \end{aligned}$ |  |
| Input/Output Leakage Current | $\mid 110$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3_{0}, R 3_{1}, \\ & R 4 \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{Cc}}$ | 2 |
| Pull-Up MOS Current | $-I_{p}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3_{0}, R 3_{1}, \\ & \mathrm{R} 4 \end{aligned}$ | 30 | 60 | 150 | $\mu \mathrm{A}$ | $V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\text {in }}=0 \mathrm{~V}$ | 3 |
|  |  | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3_{0}, R 3_{1}, \\ & R 4 \end{aligned}$ | 3 | 15 | 50 | $\mu \mathrm{A}$ | HMCS412CL only; $V_{c c}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{in}}=0 \mathrm{~V}$ | 3 |

Notes: 1. 1/O pins with CMOS output selected by mask option.
2. Pull-up MOS current and output buffer current are excluded.
3. I/O pins with pull-up MOS selected by mask option.

## Input/Output Characteristics for High-Voltage Pins

```
(GND \(=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{Cc}}, \mathrm{T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\),
HMCS412C: \(V_{c c}=3.5 \mathrm{~V}\) to 6 V ,
HMCS412CL: \(\mathrm{V}_{\mathrm{Cc}}=2.5 \mathrm{~V}\) to 6 V ,
HMCS412AC: \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\) to 6 V )
```

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{D}_{4}-\mathrm{D}_{14}$, R1, R2, $R_{1}$ | 0.7 V CC |  | $V_{C C}+0.3$ | V |  |  |
| Input Low Voltage | VIL | $D_{4}-D_{14}$ <br> R1, R2, $R_{1}$ | $\mathrm{V}_{C C}-40$ |  | 0.3 V CC | V |  |  |
| Outpui righ Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{D}_{4}-\mathrm{D}_{14}$ | $V_{\text {CC }}-3.0$ |  |  | V | $-I_{\mathrm{OH}}=15 \mathrm{~mA}$, <br> HMCS412C/CL; <br> $V_{C C}=5 \mathrm{~V} \pm 20 \%$ <br> HMCS412AC; <br> $V_{C C}=4.5 \mathrm{~V}$ to 6 V |  |
|  |  |  | $V_{C C}-2.0$ |  |  | V | $-I_{O H}=10 \mathrm{~mA}$, <br> HMCS412C/CL; <br> $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 20 \%$ <br> HMCS412AC; <br> $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 6 V |  |
|  |  |  | $V_{C C}-1.0$ |  |  | V | HMCS412C/AC; <br> $-\mathrm{I}_{\mathrm{OH}}=4 \mathrm{~mA}$ HMCS412CL; $-\mathrm{I}_{\mathrm{OH}}=2.5 \mathrm{~mA}$ |  |
|  |  | RO-R2 | $V_{C C}-3.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=3 \mathrm{~mA}$, <br> HMCS412C/CL; <br> $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 20 \%$ <br> HMCS412AC; $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 6 \mathrm{~V}$ |  |
|  |  |  | $V_{\text {CC }}-2.0$ |  |  | V | $-I_{\mathrm{OH}}=2 \mathrm{~mA}$, <br> HMCS412C/CL; <br> $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 20 \%$ <br> HMCS412AC; <br> $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 6 V |  |
|  |  |  | $V_{C C}-1.0$ |  |  | V | $\begin{aligned} & \mathrm{HMCS412C} / \mathrm{AC} ; \\ & -\mathrm{I}_{\mathrm{OH}}=0.8 \mathrm{~mA} \\ & \mathrm{HMCS412CL} ; \\ & -I_{\mathrm{OH}}=0.5 \mathrm{~mA} \end{aligned}$ |  |
| Output Low Voltage | VoL | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{14} \\ & \mathrm{RO}-\mathrm{R} 2 \end{aligned}$ |  |  | $V_{C C}-37$ | v | $V_{\text {disp }}=V_{C C}-40 \mathrm{~V}$ | 1 |
|  |  | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{14}, \\ & \mathrm{RO}-\mathrm{R} 2 \end{aligned}$ |  |  | $\mathrm{V}_{\text {CC }}-37$ | v | $150 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ | 2 |
| Input/Output <br> Leakage <br> Current | 1114 | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{14}, \\ & R O-R 2, \\ & \mathrm{RA}_{1} \end{aligned}$ |  |  | 20 | $\mu \mathrm{A}$ | $V_{\text {in }}=V_{C C}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | 3 |
| Pull-Down MOS Current | $I_{d}$ | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{14}, \\ & \mathrm{RO}^{2}-\mathrm{R} 2, \\ & \mathrm{RA}_{1} \end{aligned}$ | 125 | 250 | 600 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {disp }}=V_{C C}-35 \mathrm{~V} \\ & V_{\text {in }}=V_{C C} \end{aligned}$ | 4 |

Notes: 1. I/O pins with pull-down MOS selected by mask option.
2. I/O pins without pull-down MOS (PMOS open drain) selected by mask option.
3. Pull-down MOS current and output buffer current are excluded.
4. I/O pins with pull-down MOS selected by mask option.

## AC Characteristics

(GND $=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}, \mathrm{T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$,
HMCS412C: $\mathrm{V}_{\mathrm{cc}}=3.5 \mathrm{~V}$ to 6 V ,
HMCS412CL: $\mathrm{V}_{\mathrm{cc}}=2.5 \mathrm{~V}$ to 6 V ,
HMCS412AC: $\mathbf{V}_{\text {cc }}=4.5 \mathrm{~V}$ to 6 V )

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillation Frequency | $\mathrm{f}_{\text {osc }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ | 0.4 | 4 | 4.5 | MHz | HMCS412C; divide by 8 |  |
|  |  |  | 0.2 | 2 | 2.25 | MHz | HMCS412C; divide by 4 |  |
|  |  |  | 0.8 | 4 | 4.5 | MHz | HMCS412CL; divide by 16 |  |
|  |  |  | 0.4 | 2 | 2.25 | MHz | HMCS412CL; divide by 8 |  |
|  |  |  | 0.2 | 4 | 4.5 | MHz | HMCS412AC; divide by 4 |  |
| Instruction Cycle Time | $\mathrm{t}_{\text {cyc }}$ |  | 1.78 | 2 | 20 | $\mu \mathrm{s}$ | HMCS412C |  |
|  |  |  | 3.55 | 4 | 20 | $\mu \mathrm{s}$ | HMCS412CL |  |
|  |  |  | 0.89 | 1 | 20 | $\mu \mathrm{s}$ | HMCS412AC |  |
| Oscillator Stabilization Time | $\mathrm{t}_{\mathrm{RC}}$ | $\mathrm{osc}_{1}, \mathrm{osC}_{2}$ |  |  | 20 | ms | HMCS412C/AC | 1 |
|  |  |  |  |  | 60 | ms | HMCS412CL | 1 |
| External Clock High, Low Level Width | $t_{\text {CPH }}$, $t_{\text {CPL }}$ | $\mathrm{osc}_{1}$ | 92 |  |  | ns | HMCS412C; divide by 8 HMCS412CL; divide by 16 HMCS412AC; divide by 4 | 2 |
|  |  |  | 203 |  |  | ns | HMCS412C; divide by 4 HMCS412CL; divide by 8 | 2 |

## AC Characteristics (Cont)

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| External Clock Rise Time | ${ }_{\mathrm{t}}^{\mathrm{CPr}}$ | $\mathrm{OSC}_{1}$ |  |  | 20 | ns |  | 2 |
| External Clock Fall Time | ${ }^{\text {t }}$ CPf | $\mathrm{OSC}_{1}$ |  |  | 20 | ns |  | 2 |
| $\overline{\mathrm{NT}}_{0}$ High Level Width | $\mathrm{tIOH}^{\text {O}}$ | $\overline{\mathrm{INT}}_{0}$ | 2 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 3 |
| $\overline{\mathrm{INT}}_{0}$ Low Level Width | $\mathrm{t}_{\mathrm{IOL}}$ | $\mathrm{INT}_{0}$ | 2 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 3 |
| $\overline{\mathrm{INT}}_{1}$ High Level Width | ب! ب! | $\overline{\mathrm{NT}}_{1}$ | 2 |  |  | $i_{\text {cyc }}$ |  | 3 |
| $\overline{\mathrm{INT}}_{1}$ Low Level Width | $t_{11}$ | $\overline{\mathrm{INT}}_{1}$ | 2 |  |  | $t_{\text {cyc }}$ |  | 3 |
| RESET High Level Width | $\mathrm{t}_{\text {RSTH }}$ | RESET | 2 |  |  | $t_{\text {cyc }}$ |  | 4 |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ | All pins |  |  | 15 | pF | $\begin{aligned} & f=1 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{in}}=0 \mathrm{~V} \end{aligned}$ |  |
| RESET Fall Time | $\mathrm{t}_{\text {RSTf }}$ |  |  |  | 20 | ms | HMCS412C/AC | 4 |
|  |  |  |  |  | 15 | ms | HMCS 412 CL | 4 |

Notes: 1. Oscillator stabilization time is the time until the oscillator stabilizes after $\mathrm{V}_{\mathrm{cc}}$ reaches its minimum allowable voltage (HMCS412C; 3.5 V, HMCS412CL; 2.5 V, HMCS412AC; 4.5 V ) after power-on, or after RESET goes high. At power-on or stop mode release, RESET must be kept high for at least $t_{R C}$. Since $t_{\text {Rc }}$ depends on the crystal or ceramic filter's circuit constant and stray capacitance, please get the manufacturer's advice when designing the RESET circuit. (See figure 21.)
2. See figure 22.
3. See figure 23.
4. See figure 24.

HMCS412C/AC


GND
Crystal: $\mathbf{4 . 1 9 4 3 0 4 M H z}$
NC-18C (Nihon Denpa Kogyo)
$R_{f}=1[M \Omega] \pm 20 \%$,
$C_{1}=C_{2}=22[p F] \pm 20 \%$


GND
Crystal: 2.097152 MHz
DS-MGQ 308 (Seiko)
$R_{f}=1 \mathrm{M} \Omega \pm 20 \%, R d=2.2 \mathrm{k} \Omega \pm 20 \%$ $\mathrm{C}_{1}=\mathrm{C}_{2}=10 \mathrm{pF} \pm 20 \%$


Ceramic filter: CSA4.00 MG (Murata)
$R_{f}=1[M \Omega] \pm 20 \%$,
$\mathrm{C}_{1}=\mathrm{C}_{2}=30[\mathrm{pF}] \pm 20 \%$

HMCS412CL


Ceramic filter: CSA 2.000MK (Murata)
$R_{f}=1[M \Omega] \pm 20 \%$,
$\mathrm{C}_{1}=\mathrm{C}_{2}=30[\mathrm{pF}] \pm 20 \%$

Figure 21. Oscillation Circuit
OSC

Figure 22. Oscillator Timing
$\overline{\mathrm{NTT}_{0}}, \overline{\mathrm{NT}_{1}}$


Figure 23. Interrupt Timing


Figure 24. Reset Timing

## HMCS412C/CL/AC Mask Option List

* Please enter check marks in ( $\quad$, $, ~ x, \vee$ ).

| 5V Operation: | $\square$ HMCS412C |
| :--- | :--- |
| 3V Operation: | $\square$ HMCS412CL |
| High Speed Operation: | $\square$ HMCS412AC |


| Date of Order |  |
| :--- | :--- |
| Customer |  |
| Dept. |  |
| Name |  |
| ROM Code Name |  |
| LSI Type Number <br> (Hitachi's entry) |  |

## (1) I/O Option

Please enter 0 in applicable item to select I/O option.
A: Without Pull-up MOS (NMOS Open Drain)
B: With Pull-up MOS
C: CMOS (cannot be used as input)
D: Without Pull-down MOS (PMOS Open Drain)
E: With Pull-down MOS

Note: 1/O options masked by are not available.


## HITACHI

(2) $\mathrm{RA}_{1} / V_{\text {disp }}$

Please check ( $\quad$,,$\checkmark$ ) applicable item.

| $\mathrm{RA}_{1} / \mathrm{V}_{\text {disp }}$ |
| :--- |
| $\square$ RA $_{1}:$ Without Pull-down MOS (D) |
| $\square \mathrm{V}_{\text {disp }}$ |

Note: $\quad \mathrm{RA}_{1} / \mathrm{V}_{\text {disp }}$ has to be selected as $\mathrm{V}_{\text {disp }}$ pin exept the case that all high pins are option D.
(3) Divider (Div)

Please check ( $\quad$,,$\checkmark$ ) applicable item.

| Divider | HMCS412C | HMCS412CL | HMCS412AC |
| :---: | :---: | :---: | :---: |
| 16 |  | $\square$ |  |
| 8 | $\square$ |  |  |
| 4 | $\square$ |  |  |

(4) ROM Code Media

Please check ( $\square, X, \vee$ ) applicable item.

| ROM Code Media |
| :---: |
| $\square$ EPROM: Emulator Type |
| $\square$ EPROM: EPROM On-Package Microcom- |
| puter Type |

(5) Oscillator (CPG option)

Please check ( $\quad$, $\mathrm{X}, \vee$ ) applicable item.

| CPG <br> option |  | HMCS 412C <br> (5V Operation) |  | HMCS412CL (3V Operation) |  | HMCS412AC <br> (High Speed O |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Ceramic Filter | $\square$ | Ceramic Filter |  | Ceramic Filter |
|  |  | Crystal | $\square$ | Crystal |  | Crystal |
|  |  | External Clock |  | External Clock |  | External Clock |

# HMCS414C/HMCS414CL/ HMCS414AC (HD614140/HD614145/HD614148) 

## Description

The HMCS414C/CL/AC are CMOS 4-bit singlechip microcomputers in the HMCS400 series. Each device incorporates ROM, RAM, I/O, and timer/counter and contain high-voltage I/O pins including high-current output pins to drive a fluorescent display directly.

## Features

- 4-bit architecture
- 4096 words of 10 -bit ROM
- 160 digits of 4-bit RAM
- 36 I/O pins, including 24 high-voltage I/O pins (40 V max)
- Timer/counter
-11-bit prescaler
-8-bit auto-reload timer/event counter (timer B)
- Three interrupt sources
-External: 2
-Timer/counter: 1
- Subroutine stack
-Up to 16 levels including interrupts
- Minimum instruction execution time
$-0.89 \mu \mathrm{~s}$ : HMCS414AC
$-1.78 \mu \mathrm{~s}$ : HMCS414C
$-3.55 \mu \mathrm{~s}$ : HMCS414CL
- Low power dissipation modes
-Standby: Stops instruction execution while allowing clock oscillation and interrupt functions to operate
-Stop: Stops instruction execution and clock oscillation while retaining RAM data
- On-chip oscillator
-Crystal or ceramic filter
-External clock input
- Package
-Standard 42-pin dual in-line plastic package
-42-pin shrink dual in-line plastic package
-44-pin flat plastic package
- Instruction set compatible with HMCS412; 98 instructions
- High programming efficiency with 10-bit/ word ROM: 78 single-word instructions
- Direct branch to all RAM areas
- Direct or indirect addressing of all RAM areas
- Subroutine nesting up to 16 levels including interrupts
- Binary and BCD arithmetic operations
- Powerful logical arithmetic operations
- Pattern generation-table lookup capability
- Bit manipulation for both RAM and I/O


## Program Development Support Tools

- Cross assembler and simulator software for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PC HD614P180 with the following fixed options:
I/O pin: open drain
-Oscillator: crystal or ceramic filter oscillator (externally drivable)
-Divider: Divide by 8
-Package: standard 42-pin dual in-line ceramic package

Ordering Information

| Item | HMCS414C | HMCS414CL | HMCS414AC |
| :--- | :--- | :--- | :--- |
| Product <br> Name | HD614140 | HD614145 | HD614148 |
| Power Supply <br> (V) | 3.5 to 6 | 2.5 to 6 | 4.5 to 6 |
| Typical <br> instruction <br> Cycle Time ( $\mu$ s) | 2 | 4 | 1 |

## Pin Arrangement



## Block Diagram



## Pin Description


#### Abstract

GND, $\mathbf{V}_{\text {cc }}, V_{\text {disp }}$ (Power) GND, $\mathrm{V}_{\mathrm{cc}}$, and $\mathrm{V}_{\text {disp }}$ are the power supply pins for the MCU. Connect GND to the ground ( 0 V ) and apply the $\mathrm{V}_{\text {CC }}$ power supply voltage to the $\mathrm{V}_{\text {CC }} \mathrm{pin}$. The $\mathrm{V}_{\text {disp }}$ pin (multiplexed with $\mathrm{RA}_{1}$ ) is a power supply for high-voltage I/O pins with maximum voltage of $40 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{cc}}-40\right.$ V). For details, see Input/Output section.


## TEST (Test)

TEST is for test purposes only. Connect it to Vcc.

## RESET (Reset)

RESET resets the MCU. For details, see Reset section.

## OSC $_{1}$, OSC $_{2}$ (Oscillator Connections)

$\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ are input pins for the internal oscillator circuit. They can be connected to a crystal resonator, ceramic filter resonator, or external oscillator circuits. For details, see Internal Oscillator Circuit section.
$\mathrm{D}_{0}-\mathrm{D}_{14}$ (D Port)
The $D$ port is an input/output port addressed by the bit. These 15 pins are all input/output pins. $D_{0}$ to $D_{3}$ are standard and $D_{4}$ to $D_{14}$ are high-voltage pins. The circuit type for each pin can be selected using a mask option. For details, see Input/Output section.

```
\(\mathbf{R 0}_{\mathbf{0}}-\mathbf{R} \mathbf{0}_{3}, \mathbf{R 1}_{\mathbf{0}}-\mathbf{R 1}_{\mathbf{3}}, \mathbf{R} \mathbf{2}_{\mathbf{0}}-\mathbf{R} \mathbf{2}_{\mathbf{3}}, \mathbf{R 3}_{\mathbf{0}}-\mathbf{R} \mathbf{3}_{\mathbf{3}}\), \(\mathbf{R 4}_{\mathbf{0}}-\mathrm{R4}_{3}, \mathrm{RA}_{1}\) ( \(\mathbf{R}\) Ports)
```

R0 to R4 are 4-bit ports. RA is a 1-bit port. R0 is an output port, RA is an input port, and R1 to R4 are I/O ports. R0, R1, R2, and RA are high-voltage ports, and R3 and R4 are standard ports. Each pin has a mask option which selects its circuit type. The pins $\mathrm{R} 3_{2}$, and $\mathrm{R}_{3}$ are multiplexed with $\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ respectively. For details, see Input/Output section.

## $\overline{\text { INT }}_{0}, \overline{\text { INT }}_{1}$ (Interrupts)

$\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ are external interrupts for the MCU. $\overline{\mathrm{INT}}_{1}$ can be used as an external event input pin for timer B. $\mathrm{INT}_{0}$ and $\mathrm{INT}_{1}$ are multiplexed with $R 3_{2}$ and $R 3_{3}$ respectively. For details, see Interrupt section.

## Functional Description

## ROM Memory Map

The MCU includes $4 ; 096$ words $\times 10$ bits of ROM. ROM is described in the following paragraphs and the ROM memory map (figure 1).

Vector Address Area ( $\mathbf{\$ 0 0 0 0}$ to S000F): Locations $\$ 0000$ through $\$ 000 \mathrm{~F}$ can be used for JMPL instructions to branch to the starting address of the initialization program and of the interrupt service programs. After reset or interrupt routine is serviced, the program is executed from the vector address.

Zero-Page Subroutine Area ( $\mathbf{\$ 0 0 0 0}$ to \$003F): Locations $\$ 0000$ through $\$ 003 \mathrm{~F}$ can be used for subroutines. CAL instructions branch to subroutines.

Pattern Area ( $\mathbf{\$ 0 0 0 0}$ to S0FFF): Locations $\$ 0000$ through $\$ 0 \mathrm{FFF}$ can be used for ROM data. $P$ instructions allow referring to the ROM data as a pattern.

Program Area ( $\mathbf{\$ 0 0 0 0}$ to $\mathbf{\$ 0 F F F}$ ): Locations from $\$ 0000$ to $\$ 0 \mathrm{FFF}$ can be used for
program code.

## RAM Memory Map

The MCU includes 160 digits of 4-bit RAM as the data and stack area. In addition to these areas, interrupt control bits and special function registers are also mapped on the RAM memory space. The RAM memory map (figure 2 ) is described in the following paragraphs.

## Interrupt Control Bit Area ( $\mathbf{\$ 0 0 0}$ to $\mathbf{\$ 0 0 3 \text { ): }}$

 The interrupt control bit area (figure 3) is used for interrupt controls. It is accessable only by a RAM bit manipulation instruction. However, the interrupt request flag cannot be set by software. The RSP bit is used only to reset the stack pointer.Special Function Registers Area ( $\mathbf{\$ 0 0 4}$ to SOOB): The special function registers are the mode or data registers for the external interrupt, the serial interface, and the timer/ counter. These registers are classified into three types: write-only, read-only, and read/ write as shown in figure 2. These registers
cannot be accessed by RAM bit manipulation instructions.


Figure 1. ROM Memory Map


Figure 2. RAM Memory Map

Data Area ( $\mathbf{\$ 0 2 0}$ to $\mathbf{\$ 0 7 F}$ ): 16 digits of $\$ 020$ through \$02F are called memory registers (MR) and are accessible by LAMR and XMRA instructions (figure 4).

Stack Area (\$3C0 to S3FF): Locations \$3C0 through $\$ 3 \mathrm{FF}$ are reserved for LIFO stacks to save the contents of the program counter (PC), status (ST) and carry (CA) when su-
broutine call (CAL-instruction, CALLinstruction) and interrupts are serviced. This area can be used as a 16 nesting level stack in which one level requires 4 digits. Figure 4 shows the save condition. The program counter is restored by RTN and RTNI instructions. Status and carry are restored only by RTNI instruction. This area, when not used for a stack, is available as a data area.

| 0 | bit 3 | bit 2 | bit 1 | bit 0 | \$000 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \mathrm{IMO} \\ \left(\mathrm{IM} \text { of } \overline{\mathrm{INT}}_{0}\right) \end{gathered}$ | $\begin{gathered} \text { IFO } \\ \text { (IF of } \overline{\mathrm{INT}}_{0} \text { ) } \end{gathered}$ | $\begin{gathered} \text { RSP } \\ \text { (Reset SP Bit) } \end{gathered}$ | $\begin{gathered} \text { I/E } \\ \text { (Interrupt Enable Flag) } \end{gathered}$ |  |
| 1 | Not Used | Not Used | $\begin{gathered} \mathrm{IM} 1 \\ \left(\mathrm{IM} \text { of } \overline{\mathrm{INT}}_{1}\right) \end{gathered}$ | $\begin{gathered} \mathrm{IF} 1 \\ \left(\mathrm{IF} \text { of } \overline{\mathrm{INT}}_{1}\right. \text { ) } \end{gathered}$ | \$001 |
| 2 | Not Used | Not Used | IMTB <br> (IM of Timer B) | $\begin{gathered} \text { IFTB } \\ \text { (IF of Timer B) } \end{gathered}$ | \$002 |
| 3 | Not Used | Not Used | Not Used | Not Used | \$003 |
| IF: <br> IM: <br> I/E: <br> SP: | Interrupt Request Flag Interrupt Mask Interrupt Enable Flag Stack Pointer |  |  |  |  |
| Note: | Each bit in the interrupt control bits area is set by the SEM/SEMD instruction, is reset by the REM/REMD instruction, and is tested by the TM/TMD instruction. It is not affected by other instructions. Furthermore the interrupt request flag is not affected by the SEM/SEMD instruction. <br> The content of status becomes invalid when "Not Used" bit and RSP bit are tested by a TM or TMD instruction. |  |  |  |  |

Figure 3. Configuration of Interrupt Control Bit Area

| Memory Registers |  |  |
| :---: | :---: | :---: |
| 32 | MR(0) | \$020 |
| 33 | MR(1) | \$021 |
| 34 | MR(2) | \$022 |
| 35 | MR(3) | \$023 |
| 36 | MR(4) | \$024 |
| 37 | MR(5) | \$025 |
| 38 | MR(6) | \$026 |
| 39 | MR(7) | \$027 |
| 40 | MR(8) | \$028 |
| 41 | MR(9) | \$029 |
| 42 | MR(10) | \$02A |
| 43 | MR(11) | \$02B |
| 44 | MR(12) | \$02C |
| 45 | MR(13) | \$02D |
| 46 | MR(14) | \$02E |
| 47 | MR(15) | \$02F |



Figure 4. Configuration of Memory Register, Stack Area, and Stack Position

## Registers and Flags

The MCU has nine registers and two flags for the CPU operations (figure 5).

Accumulator (A), B Register (B): The 4-bit accumulator and $B$ register hold the results of the arithmetic logic unit (ALU), and transfer data to/from memories, I/O, and other registers.

W Register (W), X Register (X), Y Register ( $\mathbf{Y}$ ): The $W$ register is a 2-bit, and the $X$ and $Y$ registers are 4-bit registers used for indirect addressing of RAM. The Y register is also used for D port addressing. The W register is urrite-only register.

SPX Register (SPX), SPY Register (SPY): The 4-bit registers SPX and SPY are used to assist the $X$ and $Y$ registers respectively.

Carry (CA): The carry (CA) stores the overflow from ALU generated by an arithmetic operation. It is also affected by SEC, REC, ROTL, and ROTR instructions.

During interrupt servicing, carry is pushed onto the stack. It is restored by a RTNI instruction, but not by a RTN instruction.

Status (ST): The status (ST) holds the ALU overflow, ALU non-zero, and the results of bit test instruction for the arithmetic or compare instructions. It is a branch condition of the BR, BRL, CAL, or CALL instructions. The value of the status remains unchanged until the next arithmetic, compare, or bit test instruction is executed. Status becomes 1 after a BR, BRL, CAL, or CALL instruction whether it is executed or skipped. During interrupt servicing, status is pushed onto the stack and restored back from the stack by a RTNI instruction, but not by a RTN instruction.

Program Counter (PC): The program counter is a 14 -bit binary counter which conirois the sequence in which the instructions stored in ROM are executed.

Stack Pointer (SP): The stack pointer (SP) is used to point the address of the next stacking area (up to 16 levels).

The stack pointer is initialized to RAM address $\$ 3 F F$. It is decremented by 4 when data is pushed onto the stack, and incremented by 4 when data is restored from it. The stack can only be used up to 16 levels deep because the upper 4 bits of the stack pointer are fixed at 1111.


Figure 5. Registers and Flags

## HITACHI

The stack pointer is initialized to \$3FF by either MCU reset or the RSP bit reset by a REM/REMD instruction.

## Interrupt

Three interrupt sources are available on the MCU: external requests ( $\left.\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}\right)$, and timer/counter (timer B). For each source, an interrupt request flag (IF), interrupt mask (IM) and interrupt vector addresses are provided to control and maintain the interrupt request. The interrupt enable flag (IE) is also used to control an interrupt operations.

Interrupt Control Bits and Interrupt Service: The interrupt control bits are mapped on $\$ 000$ through $\$ 003$ of the RAM space. They are accessible by RAM bit manipulation instructions. (The interrupt request flag (IF) cannot be set by software.) The interrupt enable flag (IE) and IF are cleared to 0 , and the interrupt mask (IM) is set to 1 at initialization by MCU reset.

Figure 6 is a block diagram of the interrupt control circuit. Table 1 shows the interrupt priority and vector addresses, and table 2 shows the interrupt conditions corresponding to each interrupt source.

Table 1. Vector Addresses and Interrupt Priority

|  |  |  | Interrupt Control Bit | $\overline{\text { INT }}_{\mathbf{0}}$ | $\mathrm{INT}_{1}$ | Timer B |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | I/E | 1 | 1 | 1 |
| RESET | - | \$0000 |  |  |  |  |
| $\overline{\mathrm{INT}}_{0}$ | 1 | \$0002 | IFO•IMO | 1 | 0 | 0 |
| $\overline{\overline{W N T}_{1}}$ |  |  | IF1. $\overline{\mathrm{IM} 1}$ | * | 1 | 0 |
| $\mathrm{NT}_{1}$ | 2 | \$0004 | IFTB•IMTB | * | * | 1 |
| Timer B | 3 | \$0008 |  |  |  | Don't |



Figure 6. Interrupt Control Circuit Block Diagram

The interrupt request is generated when the IF is set to 1 and IM is 0 . If the IE is 1 at this time, the interrupt will be activated and vector addresses will be generated from the priority PLA corresponding to the interrupt sources.

Figure 7 shows the interrupt service sequence, and figure 8 shows the interrupt service flowchart. If an interrupt is requested, the instruction being executed finishes in the first cycle. The IE is reset in the second cycle. In the second and third cycles, the carry, status and program counter are pushed onto the stack. In the third cycle, the instruction is re-executed after jumping to the vector address.

In each vector address, program a JMPL instruction to branch to the starting address of the interrupt service program. The IF which caused the interrupt service must be reset by software in the interrupt service program.

Interrupt Enable Flag (I/E: \$000 bit 0): The interrupt enable flag enables/disables interrupt requests as shown in table 3 . It is reset by interrupt servicing and set by the RTNI instruction.

External Interrupts ( $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}$ ): The external interrupt request inputs ( $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}$ )
can be selected by the port mode register (PMR: \$004). Setting bit 3 and bit 2 of PMR causes $\mathrm{R}_{3} / \overline{\mathrm{INT}}_{1}$ pin and $\mathrm{R}_{2} / \overline{\mathrm{INT}}_{0}$ pin to be used as $\mathrm{INT}_{1}$ pin and $\mathrm{INT}_{0}$ pin respectively.

The external interrupt request flags (IFO, IF1) are set at the falling edge of $\mathrm{INT}_{0}$ and $\mathrm{INT}_{1}$ inputs (table 4).

The $\overline{\mathrm{INT}}_{1}$ input can be used as a clock signal input to timer B. Then, timer B counts up at each falling edge of the $\overline{\mathrm{INT}}_{1}$ input. When using $\mathrm{INT}_{1}$ as timer B external event input, the external interrupt mask (IM1) has to be set so that the $\overline{\mathrm{INT}}_{1}$ interrupt request will not be accepted (table 5).

External Interrupt Request Flags (IFO: \$000 bit 2, IF1: \$001 bit 0): The external interrupt request flags (IF0, IF1) are set at the falling edge of the $\overline{\mathrm{INT}}_{0}$, and $\overline{\mathrm{INT}}_{1}$ inputs respectively.

External Interrupt Masks (IMO: \$000 bit 3, IM1: \$001 bit 1): The external interrupt masks mask the external interrupt requests.

Port Mode Register (PMR: \$004): The 4-bit write-only port mode register controls the $\mathrm{R3}_{2} / \mathrm{INT}_{0}$ pin, and $\mathrm{R3}_{3} / \mathrm{INT}_{1}$ pin as shown in table 6. The port mode register will be initialized to $\$ 0$ by MCU reset. These pins are therefore initially used as ports.

Table 3. Interrupt Enable Flag

| Interrupt Enable Flag | Interrupt Enable/Disable |
| :--- | :--- |
| 0 | Disable |
| 1 | Enable |

Table 4. $\underset{\text { Flag }}{\text { Fxternal }}$ Interrupt Request

| Flag |  |
| :--- | :--- |
| External Interrupt Request Flags | Interrupt Requests |
| 0 | No |
| 1 | Yes |

Table 5. External Interrupt Mask
External Interrupt Masks Interrupt Requests

| 0 | Enable |
| :--- | :--- |
| 1 | Disable (masks) |

Table 6. Port Mode Register

| $\mathbf{P M R 3}$ | $\mathbf{R 3}_{\mathbf{3}} / \overline{\mathbf{N T}}_{\mathbf{1}} \mathbf{~ P i n}$ |
| :--- | :--- |
| 0 | Used as $\mathrm{R}_{3}$ port input/output pin |
| 1 | Used as $\overline{\mathrm{NT}}_{1}$ input pin |


| PMR2 | $\mathbf{R 3}_{\mathbf{2}} /{\overline{\mathbf{N T}} \mathbf{T}_{\mathbf{0}} \mathbf{P i n}}^{0} \quad$ |
| :--- | :--- |
| 1 | Used as $\mathbf{R 3}_{2}$ port input/output pin |



Figure 7. Interrupt Servicing Sequence


Figure 8. Interrupt Servicing Flowchart

## Timer

The MCU contains a prescaler and a timer/ counter (timer B, figure 9) whose functions are the same as HMCS404C's. The prescaler is an 11-bit binary counter, and timer B is an 8bit auto-reload timer/event counter.

Prescaler: The input to the prescaler is a system clock signal. The prescaler is initialized to $\$ 000$ by MCU reset, and it starts to count up the system clock signal as soon as the RESET input goes to logic 0 . The prescaler keeps counting up except in MCU reset and stop mode. The prescaler provides clock signals to timer B . The prescaler divide ratio is selected by the timer mode register B (TMB).

Timer B Operation: The timer mode register B (TMB: \$009) selects the auto-reload function, input clock source, and the prescaler divide ratio for timer B. When the external event input is used as an input clock signal to timer B, select R3 $3 /$ INT $_{1}$ as $\overline{\mathrm{INT}}_{1}$ and set the external interrupt mask (IM1) to prevent an external interrupt request from occurring.

Timer B is initialized according to the data written into the timer load register by software. Timer B counts up at every clock input signal. When the next clock signal is applied to timer $B$ after it is set to $\$ F F$, it will generate an overflow output. Then case, if the autoreload function is selected, timer B is initialized to the value of the timer load register. If it is not selected, timer B goes to $\$ 00$. The
timer B interrupt request flag (IFTB: \$002 bit 0 ) will be set at this overflow output.

Timer Mode Register B (TMB: S009): The 4 -bit write-only timer mode register B (TMB) selects the auto-reload function, the prescaler divide ratio, and the source of the clock input signal, as shown in table 7. The timer mode register B is initialized to $\$ 0$ by MCU reset.

The operation mode of timer B changes at the second instruction cycle after the timer mode register B is written to. Timer B should be initialized by writing data into the timer load register after the contents of TMB are changed. Configuration and function of timer mode register B is shown in figure 10.

Timer B (TCBL: SOOA, TCBU: SOOB, TLRL: SOOA, TLRU: SOOB): Timer B consists of an 8bit write-only timer load register and an 8-bit read-only timer/event counter. Each has a low-order digit (TCBL: \$00A, TLRL: \$00A) and a high-order digit (TCBU: \$00B, TLRU: \$00B) (figure 2).

The timer/event counter can be initialized by writing data into the timer load register. In this case, write the low-order digit first, and then the high-order digit. The timer/event counter is initialized when the high-order digit is written. The timer load register is initialized to $\$ 00$ by the MCU reset.

The counter value of timer B can be obtained by reading the timer/event counter. In this case, read the high-order digit first, and then


Figure 9. Timer Block Diagram
the low-order digit. The count value of the low-order digit is latched at the time when the high-order digit is read.

Timer B Interrupt Request Flag (IFTB: \$002 bit 0): The timer $B$ interrupt request flag is set by the overflow output of timer B
(table 8).
Timer B Interrupt Mask (IMTB: \$002 bit 1): The timer B Interrupt mask prevents an interrupt request from being generated by the timer $B$ interrupt request flag (table 9).

Table 7. Timer Mode Register B

| TMB3 |  |  | Auto-reload Function <br> No |
| :---: | :---: | :---: | :---: |
| 0 |  |  |  |
| 1 |  |  | Yes |
| TMB2 | TMB1 | TMBO | Prescaler Divide Ratio, Clock Input Source |
| 0 | 0 | 0 | $\div 2048$ |
| 0 | 0 | 1 | $\div 512$ |
| 0 | 1 | 0 | $\div 128$ |
| 0 | 1 | 1 | $\div 32$ |
| 1 | 0 | 0 | $\div 8$ |
| 1 | 0 | 1 | $\div 4$ |
| 1 | 1 | 0 | $\div 2$ |
| 1 | 1 | 1 |  |

Table 8. Timer B Interrupt Request Flag
Timer B Interrupt Request Flag Interrupt Request

| 0 | No |
| :--- | :--- |
| 1 | Yes |

Table 9. Timer B Interrupt Mask
Timer B Interrupt Mask Interrupt Request

| 0 | Enable |
| :--- | :--- |
| 1 | Disable (Mask) |



Figure 10. Mode Register Configuration and Function

## Input/Output

The MCU has 36 I/O pins, 12 standard and 24 high voltage. One of three circuit types can be selected by mask option for each standard pin: CMOS, with pull-up MOS, and without pull-up MOS (NMOS open drain). One of two circuit types can be selected for each highvoltage pin: with pull-down MOS and without pull-down MOS (PMOS open drain). Since the pull-down MOS is connected to the internal $V_{\text {disp }}$ line, $V_{\text {disp }}$ must be selected for the $\mathrm{RA}_{1} / V_{\text {disp }}$ pin via mask option when at least one high-voltage pin is selected as with pull-down MOS. See table 10 for I/O pin circuit types.

When every input/output pin is used as an input pin, the mask option and output data must be selected as specified in table 11.

Output Circuit Operation With Pull-Up MOS Standard Pins: In the standard pin option with pull-up MOS, the circuit shown in Figure 11 is used to shorten rise time of output.

When the MCU executes an output instruction, it generates a write pulse to the R port addressed by this instruction. This pulse will switch the PMOS (B) on and shorten the rise time. The write pulse keeps PMOS in the on state for one-eighth of the instruction cycle time. While the write pulse is 0 , a high output level is maintained by the pull-up MOS (C).

When the $\overline{H L T}$ signal becomes 0 in stop mode, MOS (A) (B) (C) turn off.

D Port: The D port I/O port has 15 discrete I/O pins, each of which can be addressed independently. It can be set/reset through SED/RED and SEDD/REDD instructions, and can be tested through TD and TDD instructions. See table 10 as for the classification of
standard pin, high-voltage pin, and the I/O pin circuit types.

R Ports: The six R ports in the HMCS414 are composed of $16 \mathrm{I} / \mathrm{O}$ pins, 4 output-only pins, and 1 input-only pin. Data is input through LAR and LBR instructions and output through LRA and LRB instructions. The MCU will not be affected by writing into the inputonly and/or non-existing ports, while invalid data will be read from the output-only and/or non-existing ports.

The $\mathrm{R3}_{2}$ and $\mathrm{R3}_{3}$ pins are multiplexed with the $\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ pins respectively. See table 10 as for the classification of standard pins, high-voltage pins and selectable circuit types of these I/O pins.

Unused I/O Pins: If unused I/O pins are left floating, the LSI may malfunction because of noise. The I/O pins should be fixed as follows to prevent the malfunction.

High-voltage pins: select without pull-up MOS (PMOS open drain) via mask option and connect to $\mathrm{V}_{\mathrm{CC}}$ on the printed circuit board.

Standard pins: Select without pull-up MOS (NMOS open drain) via mask option and connect to GND on the printed circuit board.

## Reset

Bringing the RESET pin high resets the MCU. At power-on, or when cancelling stop mode, the reset must satisfy $t_{R C}$ for the oscillator to stabilize. In all other cases, at least two instructions cycles are required for the MCU to be reset.

Table 12 shows the parts initialized by MCU reset, and the status of each. Table 13 shows how registers recover from stop mode.

Table 10. I/O Pin Circuit Types

|  |  | Without pull-up MOS (NMOS open drain) (A) | With pull-up MOS (B) | CMOS (C) | Applicable pins |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1/0 <br> Common <br> Pins |  |  |  | $\begin{aligned} & D_{0}-D_{3} \\ & R 3_{0}-R 3_{3} \\ & R 4_{0}-R 4_{3} \end{aligned}$ |

Table 10. I/O Pin Circuit Types (Cont)

|  |  | Without pull-down MOS (PMOS open drain) (D) | With pull-down MOS (E) | Applicable pins |
| :---: | :---: | :---: | :---: | :---: |
|  | 1/0 <br> Common Pins |  |  | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{14} \\ & \mathrm{R} 1_{0}-\mathrm{R} 1_{3} \\ & \mathrm{R} 2_{0}-\mathrm{R} 2_{3} \end{aligned}$ |
|  | Output Pins |  |  | $\mathrm{RO}_{0}-\mathrm{RO}_{3}$ |
|  | Input <br> Pins |  |  | $\mathrm{RA}_{1}$ |

Table 10. I/O Pin Circuit Types (Cont)

|  |  | Without pull-up MOS (NMOS open drain) or CMOS (A or C) | With pull-up MOS (B) | Applicable pins |
| :---: | :---: | :---: | :---: | :---: |
|  | Input <br> Pins |  |  | $\begin{aligned} & \overline{\mathrm{INT}}_{0} \\ & \overline{\mathrm{INT}}_{1} \end{aligned}$ |

Note: In the stop mode, $\overline{\mathrm{HLT}}$ signal is $0, \mathrm{HLT}$ signal is 1 and $\mathrm{I} / \mathrm{O}$ pins are in high impedance state.

## HMCS414C/HMCS414CL/HMCS414AC

Table 11. Data Input from Input/Output Common Pins

| I/O Pin Circuit Type |  | Input Possible | Input Pin State |
| :--- | :--- | :--- | :--- |
| Standard Pins | CMOS | No | - |
|  | Without pull-up MOS <br> (NMOS open drain) | Yes | 1 |
|  | With pull-up MOS | Yes | 1 |
| High Voltage Pins | Without pull-down MOS <br> (PMOS open drain) | Yes | 0 |
|  | With pull-down MOS | Yes | 0 |



| MOS <br> Buffer | On Resistance Value |  |
| :--- | :--- | :--- |
|  | HMCS414C, HMCS414AC | HMCS414CL |
| A | approx. $250 \Omega$ | approx. $1 \mathrm{k} \Omega$ |
| B | approx. $1 \mathrm{k} \Omega$ | approx. $1.7 \mathrm{k} \Omega$ |
| C | approx. $30 \mathrm{k} \Omega$ to $160 \mathrm{k} \Omega$ <br> $\left(\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}\right)$ | approx. $60 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega\left(\mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}\right)$ <br> approx. $30 \mathrm{k} \Omega$ to $160 \mathrm{k} \Omega\left(\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}\right)$ |



Output instruction execution

Write pulse


Figure 11. Output Circuit Operation of Standard Pins With Pull-Up MOS Option

Table 12. Initial Value After MCU Reset

| Items |  | Initial Value by MCU Reset | Contents |
| :---: | :---: | :---: | :---: |
| Program Counter (PC) |  | \$0000 | Execute program from the top of ROM address |
| Status (ST) |  | 1 | Enable to branch with conditional branch instructions |
| Stack Pointer (SP) |  | \$3FF | Stack level is 0 |
| I/O Pin <br> Output Register | Standard Pin <br> (A) Without PullUp MOS | 1 | Enable input |
|  | (B) With Pull-Up MOS | 1 | Enable input |
|  | (C) CMOS | 1 | - |
|  | $\begin{aligned} & \text { High Voltage (D) Without Pull- } \\ & \begin{array}{l} \text { Pin } \\ \text { Down MOS } \end{array} \end{aligned}$ | 0 | Enable input |
|  | (E) With PullDown MOS | 0 | Enable input |
| Interrupt Flag | Interrupt Enable Flag (I/E) | 0 | Inhibit all interrupts |
|  | Interrupt Request Flag (IF) | 0 | No interrupt request |
|  | Interrupt Mask (IM) | 1 | Mask interrupt request |
| Mode Register | Port Mode Register (PMR) | 0000 | See port mode register |
|  | Timer Mode Register B (TMB) | 0000 | See timer mode register B |
| Timer/Counter | Prescaler | \$000 | - |
|  | Timer/Event Counter B (TCB) | \$00 | - |
|  | Timer Load Register (TLR) | \$00 | - |

Table 13. Initial Value after Stop Reset

| Item |  | After Recovering from Stop <br> Mode by MCU Reset | After MCU Reset (Non-Stop <br> Mode) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Carry | (CA) |  | The contents of the items before MCU reset are not retained. |
| Accumulator | (A) |  | It is necessary to initialize them by software. |

## HMCS414C/HMCS414CL/HMCS414AC

## Internal Oscillator Circuit

Figure 12 outlines the internal oscillator circuit. Through mask option, either crystal oscillator or ceramic filter oscillator can be selected as the oscillator type. Refer to table

15 for selection of the type. In addition, see figure 13 for the layout of the crystal or ceramic filter. In all cases, external clock operation is available. Three divide ratios, 1/ $16,1 / 8$, and $1 / 4$, are selectable via mask option (table 14).


Figure 12. Internal Oscillator Circuit

Table 14. Internal Oscillation Circuit Mask Option

|  |  | HMCS 414C | HMCS <br> 414CL | HMCS <br> 414AC |
| :---: | :---: | :---: | :---: | :---: |
| Divider | 1/16 | - | $\bigcirc$ | - |
|  | 1/8 | $\bigcirc$ | $\bigcirc$ | - |
|  | 1/4 | $\bigcirc$ | - | $\bigcirc$ |
| Oscillator | Crystal | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | Ceramic | 0 | $\bigcirc$ | $\bigcirc$ |



Figure 13. Layout of Crystal and Ceramic Filter

Table 15. Examples of Oscillator Circuits

|  | Circuit Configuration | Circuit Constants |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | HMCS414C | HMCS414CL | HMCS414AC |
| External Clock Operation | Oscillator |  |  |  |
| Ceramic <br> Filter <br> Oscillator |  | Ceramic filter <br> CSA 4.00MG <br> CSA 2.000MK <br> (Murata) <br> $R_{f}: 1 \mathrm{M} \Omega \pm 20 \%$ <br> $\mathrm{C}_{1}: 30 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%$ | Ceramic filter <br> CSA 4.00MG <br> CSA 2.000MK <br> (Murata) <br> $R_{f}: 1 M \Omega \pm 20 \%$ <br> $\mathrm{C}_{1}: 30 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%$ | Ceramic filter CSA4.00MG (Murata) $R_{f}: 1 M \Omega \pm 20 \%$ <br> $\mathrm{C}_{1}: 30 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%$ |
| Crystal Oscillator |  | $R_{f}: 1 M \Omega \pm 20 \%$ <br> $\mathrm{C}_{1}: 10-22 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 10-22 \mathrm{pF} \pm 20 \%$ <br> Crystal: equivalent to <br> circuit shown <br> $\mathrm{C}_{0}$ : 7 pF max. <br> $\mathrm{R}_{\mathrm{s}}$ : $100 \Omega$ max. <br> f: $1.0-4.5 \mathrm{MHz}$ | $R_{f}: 1 \mathrm{M} \Omega \pm 20 \%$ <br> $\mathrm{C}_{1}: 10-22 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 10-22 \mathrm{pF} \pm 20 \%$ <br> Crystal: equivalent to circuit shown <br> $\mathrm{C}_{0}$ : 7 pF max. <br> $\mathrm{R}_{\mathrm{s}}$ : $100 \Omega$ max. <br> $\mathrm{f}: 1.0-4.5 \mathrm{MHz}$ | $R_{f}: 1 \mathrm{M} \Omega \pm 20 \%$ <br> $\mathrm{C}_{1}: 10-22 \mathrm{pF} \pm 20 \%$ <br> $C_{2}: 10-22 \mathrm{pF} \pm 20 \%$ <br> Crystal: equivalent to circuit shown <br> $\mathrm{C}_{0}$ : 7 pF max. <br> $\mathrm{R}_{\mathrm{s}}$ : $100 \Omega$ max. <br> $\mathrm{f}: 1.0-4.5 \mathrm{MHz}$ |
|  |  |  | $R_{f}: 2 M \Omega \pm 20 \%$ <br> $\mathrm{C}_{1}: 10-22 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 10-22 \mathrm{pF} \pm 20 \%$ <br> Crystal: equivalent to circuit shown <br> $\mathrm{C}_{0}$ : 7 pF max. <br> $\mathrm{R}_{\mathrm{s}}$ : $100 \Omega$ max. <br> $\mathrm{f}: 1.0-2.25 \mathrm{MHz}$ |  |

Notes: 1. On the crystal and ceramic filter resonator, the upper circuit parameters are recommended by the crystal or ceramic filter maker. The circuit parameters are changed by crystal, ceramic filter resonator, and the floating capacitance in designing the board. In employing the resonator, please consult with the engineers of the crystal or ceramic filter maker to determine the circuit parameter.
2. Wiring between $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$, and elements should be as short as possible, and never cross the other wires. Refer to the layout of crystal and ceramic filter (figure 13).

## Operating Modes

## Low Power Dissipation Mode

The MCU has two low power dissipation modes, standby mode and stop mode (table 16). Figure 14 is a mode transition diagram for these modes.

Standby Mode: Executing an SBY instruc-
tion puts the MCU into standby mode. In standby mode, the oscillator circuit is active and interrupts and timer/counter working. On the other hand, the CPU stops since the clock related to the instruction execution stops. Registers, RAM, and I/O pins retain the states they were in just before the MCU went into standby mode.

Table 16. Low Power Dissipation Mode Function

| Low Power <br> Dissipation Mode | Instruction | Oscillator <br> Circuit | Instruction <br> Execution | Register, <br> Flag | Interrupt Function | RAM | Input/ <br> Output <br> Pin | Timer/ Counter | Recovery Method |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Standby mode | SBY <br> instruction | Active | Stop | Retained | Active | Retained | Retained (Note 3) | Active | RESET <br> input, <br> interrupt request |
| Stop mode | STOP <br> instruction | Stop | Stop | RESET <br> (Note 1) | Stop | Retained | High <br> impedance <br> (Note 2) | Stop | RESET input |

Notes: 1. The MCU recovers from STOP mode by RESET input. Refer to table 13 for the contents of the flags and registers.
2. A high-voltage pin with a pull-down MOS is tied to the $\mathrm{V}_{\text {disp }}$ power supply through the pulldown MOS. As the pull-down MOS stays on, a pull-down current flows when a difference between the pin voltage and the $\mathrm{V}_{\text {disp }}$ voltage exists. This is in addition to the current dissipation in stop mode ( $\left(\mathrm{s}_{\text {stop }}\right)$.
3. As an I/O circuit is active, an I/O current may flow, depending on the state of $\mathrm{I} / \mathrm{O}$ pin in standby mode. This is in addition to the current dissipation in standby mode.


Figure 14. MCU Operation Mode Transition

Standby mode may be cancelled by inputting RESET or by asserting an interrupt request. In the former case the MCU is reset. If the interrupt enable flag is 1 at this time, the interrupt is executed, while if it is 0 , the interrupt request is put on hold and normal instruction execution continues. In the later case, the MCU becomes active and executes the next instruction following the SBY instruction.

Figure 15 shows the flowchart of the standby mode.

Stop Mode: Executing a STOP instruction brings the MCU into stop mode, in which the oscillator circuit and every function of the MCU stop.

Stop mode may be cancelled by resetting the MCU. At this time, as shown in figure 16, reset input must be applied at least to $t_{R C}$ for oscillation to stabilize. (Refer to AC Characteristics table.) After stop mode is cancelled, RAM retains the state it was in just before the MCU went into stop mode, but the accumulator, B register, W register, $\mathrm{Y} / \mathrm{SPY}$ registers, and carry may not retain their contents.


Figure 15. MCU Operating Flowchart in Standby Mode

## RAM Addressing Mode

As shown in figure 17, the MCU has three RAM addressing modes: register indirect addressing, direct addressing, and memory register addressing.

Register Indirect Addressing: The $W$ register, X register, and Y register contents (10 bits) are used as the RAM address.

Direct Addressing: A direct addressing instruction consists of two words, with the word ( 10 bits) following the opcode used as the RAM address.

Memory Register Addressing: The memory register ( 16 digits from $\$ 020$ to $\$ 02 \mathrm{~F}$ ) is accessed by executing the LAMR and XMRA instructions.

## ROM Addressing Mode and $P$ Instructions

The MCU has four ROM addressing modes, as shown in figure 18.

Direct Addressing Mode: The program can branch to any address in the ROM memory space by executing a JMPL, BRL, or CALL instruction. These instructions replace the 14 program counter bits ( $\mathrm{PC}_{13}$ to $\mathrm{PC}_{0}$ ) with 14-bit immediate data.

Current Page Addressing Mode: The ROM memory space is divided into pages, with 256 words in each page. Page zero begins at address $\$ 0000$. By executing a BR instruction, the program can branch to an address in the current page. This instruction replaces the low-order eight bits of the program counter ( $\mathrm{PC}_{7}$ to $\mathrm{PC}_{0}$ ) with the 8 -bit immediate data.

When BR is on a page boundary $(256 n+255)$ (figure 19), executing a BR instruction transfers the PC contents to the next page according to the hardware architecture. Consequently, the program branches to the next page when the BR is used on a page boundary. The HMCS400 series cross macro assembler has an automatic paging facility for ROM pages.

Zero Page Addressing Mode: By executing a CAL instruction, the program can branch to the zero page subroutine area, which is located at \$0000-\$003F. When a CAL instruction is executed, 6 -bits of immediate data are placed in the low- order six bits of the program counter ( $\mathrm{PC}_{5}$ to $\mathrm{PC}_{0}$ ) and Os are placed in the high-order eight bits $\left(\mathrm{PC}_{13}\right.$ to $\left.\mathrm{PC}_{6}\right)$.

Table Data Addressing: By executing a TBR instruction, the program can branch to the address determined by the contents of the 4 -bit immediate data, accumulator, and B register.

P Instruction: ROM data addressed by table data addressing can be referred to by a $P$ instruction (figure 20). When bit 8 in the ROM data is 1,8 bits of ROM data are written into the accumulator and $B$ register. When bit 9 is 1,8 bits of ROM data are written into the R1 and R2 port output register. When both bits 8 and 9 are 1, ROM data are written into the accumulator and $B$ register and also to the R1 and R2 port output register at the same time.

The $P$ instruction has no effect on the program counter.


Figure 16. Timing Chart of Recovering from Stop Mode


Register Indirect Addressing


Direct Addressing


Memory Register Addressing

Figure 17. RAM Addressing Mode


Direct Addressing


Current Page Addressing


## Zero Page Addressing



Table Data Addressing

Figure 18. ROM Addressing Mode


Figure 19. BR Instruction Branch Destination on Pages Boundary


Pattern
Figure 20. P Instruction

## Instruction Set

The HMCS414C/CL/AC provide 98 instructions which are classified into 10 groups as follows:

1. Immediate instruction
2. Register-to-register instruction
3. RAM address instruction
4. RAM register instruction
5. Arithmetic instruction
6. Compare instruction
7. RAM bit manipulation instruction
8. ROM address instruction
9. Input/output instruction
10. Control instruction

Tables 17-26 list their functions, and table 27 is an opcode map.

## Table 17. Immediate Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Immediate | LAI i |  | $i \rightarrow A$ |  | 1/1 |
| Load B from Immediate | LBI i | $1000000000 i_{3} i_{2} \quad i_{1} i_{0}$ | $i \rightarrow B$ |  | 1/1 |
| Load Memory from Immediate | LMID i,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \rightarrow M$ |  | 2/2 |
| Load Memory from Immediate, Increment $Y$ | LMIIY i |  | $\mathrm{i} \rightarrow \mathrm{M}, \mathrm{Y}+1 \rightarrow \mathrm{Y}$ | NZ | 1/1 |

Table 18. Register-to-Register Instructions

| Operation | Mnemonic | Operation Code |  |  | Function | StatusWords/ <br> Cycles |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Load A from B | LAB | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |

## Table 19. RAM Address Instructions



## HMCS414C/HMCS414CL/HMCS414AC

Table 20. RAM Register Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  | Function |  | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Memory | LAM (XY) | 001 | 0 | 0 | 1 | 0 | 0 | y |  |  | $\mathrm{M} \rightarrow \mathrm{A},(\mathrm{X}-\mathrm{SPX}, \mathrm{Y} \rightarrow \mathrm{SPY})$ |  | 1/1 |
| Load A from Memory | LAMD d | 0110010000 <br> $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  |  |  |  |  |  |  |  | $M \rightarrow A$ |  | 2/2 |
| Load B from Memory | LBM(XY) | 0001 |  | 0 | 0 | 0 | 0 | $y$ |  |  | $\mathrm{M} \rightarrow \mathrm{B},(\mathrm{X}-\mathrm{SPX}, \mathrm{Y}-\mathrm{SPY})$ |  | 1/1 |
| Load Memory from A | LMA(XY) | 001 | 0 | 0 | 1 | 0 | 1 | y |  |  | $A \rightarrow M,(X \rightarrow S P X, Y \rightarrow S P Y)$ |  | 1/1 |
| Load Memory from A | LMAD d | $\begin{array}{cccc} 0 & 1 & 1 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} \end{array}$ |  | $\begin{gathered} 0 \\ 6 d_{5} \end{gathered}$ |  |  |  |  |  |  | $A \rightarrow M$ |  | 2/2 |
| Load Memory from A, Increment $Y$ | LMAIY(X) | 000 | 1 | 0 | 1 | 0 | 0 | 0 |  |  | $A \rightarrow M, Y+1 \rightarrow Y(X-S P X)$ | $N Z$ | 1/1 |
| Load Memory from A, Decrement $Y$ | LMADY(X) | 001 | 1 | 0 | 1 | 0 | 0 | 0 |  |  | $A \rightarrow M, Y-1 \rightarrow Y(X-S P X)$ | NB | 1/1 |
| Exchange Memory and A | XMA(XY) | 00 | 0 | 0 | 0 | 0 | 0 | $y$ |  |  | $M \rightarrow A,(X-S P X, Y-S P Y)$ |  | 1/1 |
| Exchange Memory and A | XMAD d | $\begin{array}{cccc} 0 & 1 & 1 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} \end{array}$ |  | $\begin{gathered} 0 \\ 6 d_{5} \end{gathered}$ |  |  |  |  |  |  | $M-A$ |  | 2/2 |
| Exchange Memory and $B$ | XMB(XY) | 00 | 11 | 0 | 0 | 0 | 0 | $y$ | x |  | $M \rightarrow B,(X-S P X, Y \rightarrow S P Y)$ |  | 1/1 |

Note: ( XY ) and $(\mathrm{X})$ have the following meaning:
(1)The instructions with (XY) have 4 mnemonics and 4 object codes for each (example of LAM (XY) is given, below).

| Mnemonic | $\mathbf{y}$ | $\mathbf{x}$ | Function |
| :--- | :--- | :--- | :--- |
| LAM | 0 | 0 |  |
| LAMX | 0 | 1 | $\mathrm{X}-\mathrm{SPX}$ |
| LAMY | 1 | 0 | $Y-S P Y$ |
| LAMXY | 1 | 1 | $\mathrm{X} \mapsto \mathrm{SPX}, \mathrm{Y} \mapsto$ SPY |

(2)The instructions with $(X)$ have 2 mnemonics and 2 object codes for each (example of $\operatorname{LMAIY}(X)$ is given below).

| Mnemonic | $\mathbf{x}$ | Function |
| :--- | :--- | :--- |
| LMAIY | 0 |  |
| LMAIYX | 1 | $X-$ SPX |

Table 21. Arithmetic Instructions

| Operation | Mnemonic | Oper | ratio | on C | Code |  |  |  | Function | Status | Words Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Add Immediate to A | Al i | 10 | 01 | 00 | 00 | $i_{3}$ | $i_{2}{ }^{\text {i }}$ | $i_{1}$ io | At; A | OVF | 1/1 |
| Increment B | IB | 00 | 0 | 10 | 00 | 1 | 10 | 00 | $B+1 \rightarrow B$ | NZ | 1/1 |
| Decrement B | DB | 00 | 01 | 10 | 00 | 1 | 1 | 11 | $\mathrm{B}-1 \rightarrow \mathrm{~B}$ | NB | 1/1 |
| Decimal Adjust for Addition | DAA | 00 | 01 | 01 | 10 | 0 | 1 | 10 |  |  | 1/1 |
| Decimal Adjust for Subtraction | DAS | 00 | 01 | 01 | 10 | 1 | 0 | 10 |  |  | 1/1 |
| Negate A | NEGA | 00 | 0 | 11 | 10 | 0 | 00 | 00 | $\bar{A}+1 \rightarrow A$ |  | 1/1 |
| Complement B | COMB | 01 | 10 | 10 | 00 | 0 | 00 | 00 | $\bar{B} \rightarrow B$ |  | 1/1 |
| Rotate Right A with Carry | ROTR | 00 | 01 | 01 | 10 | 0 | 0 | 00 |  |  | 1/1 |
| Rotate Left A with Carry | ROTL | 00 | 01 | 01 | 10 | 0 | 0 | 01 |  |  | 1/1 |
| Set Carry | SEC | 00 | - 1 | 11 | 10 | 1 | 1 | 11 | $1 \rightarrow C A$ |  | 1/1 |
| Reset Carry | REC | 00 | 01 |  | 10 | 1 | 1 | 00 | $0 \rightarrow C A$ |  | 1/1 |
| Test Carry | TC | 00 | 0 | 11 | 10 | 1 | 1 | 11 |  | CA | 1/1 |
| Add A to Mernory | AM | 00 | 0 | 00 | 00 | 1 |  | 00 | $M+A-A$ | OVF | 1/1 |
| Add A to Memory | AMD d | $\begin{array}{cc} 0 & 1 \\ d 9 & d_{8} \end{array}$ | $\begin{array}{lll} 1 & 0 \\ d_{8} & d_{7} & d \end{array}$ | $\begin{array}{cc} 0 & 0 \\ d_{6} & d_{5}^{\prime} \end{array}$ | $\begin{array}{cc} 0 & 0 \\ d_{5}^{\prime} & d_{4} \end{array}$ |  |  | $\begin{array}{cc} \hline 0 & 0 \\ d_{1} & d_{0} \end{array}$ | $M+A \rightarrow A$ | OVF | 2/2 |
| Add A to Memory with Carry | AMC |  | 0 |  | 01 |  |  |  | $\begin{aligned} & \mathrm{M}+\mathrm{A}+\mathrm{CA} \rightarrow \mathrm{~A} \\ & \mathrm{OVF} \rightarrow \mathrm{CA} \end{aligned}$ | OVF | 1/1 |
| Add A to Memory with Carry | AMCD d | $\begin{array}{cc} 0 & 1 \\ d_{9} & d_{8} \end{array}$ | $\begin{array}{lll} 100 \\ 8 & d_{7} & 0 \end{array}$ |  |  |  |  | $\begin{array}{cc} 0 & 0 \\ d_{1} & d_{0} \end{array}$ | $\begin{aligned} & M+A+C A \rightarrow A \\ & O V F \rightarrow C A \end{aligned}$ | OVF | 2/2 |
| Subtract A from Memory with Carry | SMC | 00 | 1 | 00 | 01 | 1 | 0 | 00 | $\begin{aligned} & M-A-\overline{C A} \rightarrow A \\ & N B \rightarrow C A \end{aligned}$ | NB | 1/1 |
| Subtract A from Memory with Carry | SMCD d | $\begin{array}{cc} 0 & 1 \\ d_{9} & d_{8} \end{array}$ | $\begin{aligned} & 11 \\ & d_{8} d_{7} d \end{aligned}$ | $\begin{array}{cc} 0 & 0 \\ d_{6} & d_{5} \end{array}$ | $\begin{array}{cc} 0 & 1 \\ d_{5} & d_{4} \end{array}$ | $\begin{gathered} 1 \\ 4 d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} d \end{gathered}$ | $\begin{array}{cc} 0 & 0 \\ d_{1} & d_{0} \end{array}$ | $\begin{aligned} & M-A-\overline{C A} \rightarrow A \\ & N B \rightarrow C A \end{aligned}$ | NB | 2/2 |
| OR A and B | OR | 01 | 0 | 10 | 00 | 0 | 1 | 00 | $A \cup B \rightarrow A$ |  | 1/1 |
| AND Memory with $A$ | ANM | 00 | 1 | 00 | 01 | 1 | 1 | 00 | $A \cap M \rightarrow A$ | NZ | 1/1 |
| AND Memory with A | ANMD d | $\begin{array}{cc} 0 & 1 \\ d_{9} & d_{8} \end{array}$ | $\begin{aligned} & 11 \\ & d_{8} \mathrm{~d}_{7} \end{aligned}$ | $\begin{array}{cc} 0 & 0 \\ d_{6} & d_{5} \end{array}$ | $\begin{array}{cc} 0 & 1 \\ d_{5} & d_{4} \end{array}$ | $\begin{gathered} 1 \\ 4 d_{3} \end{gathered}$ | $\begin{gathered} 1 \\ d_{2} d \end{gathered}$ | $\begin{array}{cc} 0 & 0 \\ d_{1} & d_{0} \end{array}$ | $A \cap M \rightarrow A$ | NZ | 2/2 |
| OR Memory with A | ORM | 00 | 0 | 00 | 00 | 1 | 1 | 00 | $A \cup M \rightarrow A$ | NZ | 1/1 |
| OR Memory with A | ORMD d | $\begin{array}{cc} 0 & 1 \\ d_{9} & d_{8} \end{array}$ | $\begin{array}{ll} 100 \\ d_{8} d_{7} & d \end{array}$ | $\begin{array}{cc} 0 & 0 \\ d_{6} & d_{5} \end{array}$ | $\begin{array}{cc} 0 & 0 \\ d_{5} & d_{4} \end{array}$ | $\begin{gathered} 1 \\ 4 \\ 4 \end{gathered}$ | $\begin{gathered} 1 \\ d_{2} \end{gathered}$ | $\begin{array}{cc} 0 & 0 \\ d_{1} & d_{0} \end{array}$ | $A \cup M \cdots A$ | NZ | 2/2 |
| EOR Memory with A | EORM | 00 | 0 | 00 | 01 | 1 | 1 |  | $A \oplus\left(\begin{array}{l}\text { ¢ }\end{array}\right.$ | NZ | 1/1 |
| EOR Memory with A | EORMD d | $\begin{array}{cc} 0 & 1 \\ d 9 & d_{8} \end{array}$ | $\begin{array}{ll} 100 \\ 8 & d_{7} d \end{array}$ | $\begin{array}{cc} 0 & 0 \\ d_{6} & d_{5} \end{array}$ | $\begin{array}{cc} 0 & 1 \\ d_{5} & d_{4} \end{array}$ | $\begin{gathered} 1 \\ 4 \\ 4 \end{gathered}$ | $\begin{gathered} 1 \\ d_{2} \mathrm{~d} \end{gathered}$ | $\begin{array}{cc} 0 & 0 \\ d_{1} & d_{0} \end{array}$ | $A \oplus M \rightarrow A$ | NZ. | 2/2 |

Note: |  | $\cap:$ Logical AND |
| :--- | :--- |
|  | $\cup:$ Logical OR |
|  | $\oplus:$ Exclusive OR |

## Table 22. Compare Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Immediate Not Equal to Memory | INEM i | $00000100 i_{3} i_{2} i_{1} i_{0}$ | $i \neq M$ | NZ | 1/1 |
| Immediate Not Equal to Memory | INEMD i, d | $\begin{array}{lllllllllllll}0 & 1 & 0 & 0 & 1 & 0 & i_{3} & i_{2} & i_{1} & i_{0}\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \neq M$ | NZ | 2/2 |
| A Not Equal to Memory | ANEM | 0000000100 | $A \neq M$ | NZ | 1/1 |
| A Not Equal to Memory | AMEMD d | 0100000100 $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \neq M$ | NZ | 2/2 |
| B Not Equal to Memory | BNEM | 000010000100 | $B \neq M$ | NZ | 1/1 |
| Y Not Equal to Immediate | YNEI i |  | $Y \neq i$ | NZ | 1/1 |
| Immediate Less or Equal to Memory | ILEM i |  | $\mathrm{i} \leqq \mathrm{M}$ | NB | 1/1 |
| Immediate Less or Equal to Memory | ILEMD i, d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \leqq M$ | NB | 2/2 |
| A Less or Equal to Memory | ALEM | 0000010100 | $A \leqq M$ | NB | 1/1 |
| A Less or Equal to Memory | ALEMD d | 0100010100 <br> $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \leqq M$ | NB | 2/2 |
| B Less or Equal to Memory | BLEM | 000110000100 | $B \leqq M$ | NB | 1/1 |
| A Less or Equal to Immediate | ALEI i |  | $A \leqq i$ | NB | 1/1 |

Table 23. RAM Bit Manipulation Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set Memory Bit | SEM n | $00100001 n_{1} n_{0}$ | $1 \rightarrow M(n)$ |  | 1/1 |
| Set Memory Bit | SEMD n, d | $0110000011 n_{1} 0$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $1 \rightarrow M(n)$ |  | 2/2 |
| Reset Memory Bit | REM $n$ | $001000010 n_{1} n_{0}$ | $0 \rightarrow M(n)$ |  | 1/1 |
| Reset Memory Bit | REMD n, d | $\begin{array}{lllllllll} 0 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & n_{1} \end{array} n_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $0 \rightarrow M(n)$ |  | 2/2 |
| Test Memory Bit | TM $n$ |  |  | $\mathrm{M}(\mathrm{n})$ | 1/1 |
| Test Memory Bit | TMD n,d | $01100011 n_{1} n_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | M(n) | 2/2 |

Table 24. ROM Address Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Branch on Status 1 | BR b | $11 b_{7} b_{6} b_{5} b_{4} b_{3} b_{2} b_{1} b_{0}$ |  | 1 | 1/1 |
| Long Branch on Status 1 | BRL u | $\begin{array}{lllllll}0 & 1 & 0 & 1 & 1 & 1 & p_{3} p_{2} p_{1} p_{0}\end{array}$ <br> $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Long Jump Unconditionally | JMPL u | $0101011 p_{3} p_{2} p_{1} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  |  | 2/2 |
| Subroutine Jump on Status 1 | CAL a |  |  | 1 | 1/2 |
| Long Subroutine Jump on Status 1 | CALI $u$ | $\begin{array}{llllll} 0 & 1 & 0 & 1 & 1 & 0 \end{array} p_{3} p_{2} p_{1} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Table Branch | TBR p | $\begin{array}{llllllllllll}0 & 0 & 1 & 0 & 1 & 1\end{array} p_{3} p_{2} p_{1} p_{0}$ |  |  | 1/1 |
| Return from Subroutine | RTN | 00000010000 |  |  | 1/3 |
| Return from Interrupt | RTNI | 0000010001 | $1 \rightarrow 1 / E$ <br> CA Restore | ST | 1/3 |

Table 25. Input/Output Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  |  | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set Discrete I/O Latch | SED | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | $1 \rightarrow \mathrm{D}(\mathrm{Y})$ |  | 1/1 |
| Set Discrete 1/O Latch Direc | SEDD m | 1 | 0 | 1 | 1 | 1 | 0 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ |  | $1 \rightarrow \mathrm{D}(\mathrm{m})$ |  | 1/1 |
| Reset Discrete 1/O Latch | RED | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | $0 \rightarrow D(Y)$ |  | 1/1 |
| Reset Discrete 1/O Latch Direct | REDD m | 1 | 0 | 0 | 1 | 1 |  |  |  |  |  | $0 \rightarrow D(m)$ |  | 1/1 |
| Test Discrete 1/O Latch | TD | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |  | $D(Y)$ | 1/1 |
| Test Discrete I/O Latch Direct | TDD m | 1 | 0 | 1 | 0 | 1 |  | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ |  |  |  | $D(m)$ | 1/1 |
| Load A from R Port Register | LAR m | 1 | 0 | 0 | 1 | 0 |  |  |  |  |  | $R(m) \rightarrow A$ |  | 1/1 |
| Load B from R Port Register | LBR m | 1 | 0 | 0 | 1 | 0 |  |  |  |  |  | $R(m) \rightarrow B$ |  | 1/1 |
| Load R Port Register from A | LRA m | 1 | 0 | 1 | 1 | 0 |  | $m_{3}$ | $\mathrm{m}_{2}$ |  |  | $A \rightarrow R(m)$ |  | 1/1 |
| Load R Port Register from B | LRB m | 1 | 0 | 1 | 1 | 0 |  | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $m_{1}$ |  | $B \rightarrow R(m)$ |  | 1/1 |
| $\underline{\text { Pattern Generation }}$ | Pp | 0 | 1 | 1 | 0 | 1 |  | $\mathrm{P}_{3}$ | $\mathrm{p}_{2}$ |  |  |  |  | 1/2 |

Table 26. Control Instructions

| Operation | Mnemonic | Operation Code |  | Function | Status | Words/ <br> Cycles |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| No Operation | NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | $1 / 1$ |
| Standby Mode | SBY | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |  | $1 / 1$ |
| Stop Mode | STOP | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |  | $1 / 1$ |

Note: HMCS414 has no serial interface, so STS (start serial) operates the same as NOP.

Table 27. Opcode Map



Absolute Maximum Ratings

| Item | Symbol | Value | Unit | Note |
| :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{cc}}$ | -0.3 to +7.0 | V |  |
| Terminal Voltage | $V_{T}$ | -0.3 to $V_{C c}+0.3$ | V | 3 |
|  |  | $V_{C C}-45$ to $V_{C C}+0.3$ | $\checkmark$ | 4 |
| Total Allowance of Input Current | $\Sigma \mathrm{l} \mathrm{O}_{0}$ | 25 | mA | 5 |
| Maximum Input Current | 10 | 15 | mA | 7, 8 |
| Maximum Output Current | $-10$ | 4 (2) | mA | 9,10,13 |
|  |  | 6 (3) | mA | 9, 11, 13 |
|  |  | 30 (15) | mA | 9, 12, 13 |
| Total Allowance of Output Current | - E10 | 85 (100) | mA | 6, 13 |
| Operating Temperature | $\mathrm{T}_{\text {opr }}$ | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

Notes: 1. Permanent damage may occur if Absolute Maximum Ratings are exceeded. Normal operation should be under the conditions of Electrical Characteristics. If these conditions are exceeded, it may cause a malfunction or affect the reliability of LSI.
2. All voltages are with respect to GND.
3. Standard pins.
4. High-voltage pins.
5. Total allowance of input current is the total sum of input currents which flow in from all I/O pins to GND simultaneously.
6. Total allowance of output current is the total sum of the output currents which flow out from $\mathrm{V}_{\mathrm{cc}}$ to all $\mathrm{I} / \mathrm{O}$ pins simultaneously.
7. Maximum input current is the maximum amount of input current from each I/O pin to GND.
8. $D_{0}-D_{3}, R 3$ and R4.
9. Maximum output current is the maximum amount of output current from $\mathrm{V}_{\mathrm{cc}}$ to each $\mathrm{I} / \mathrm{O}$ pin.
10. $D_{0}-D_{3}, R 3$ and R4.
11. RO-R2.
12. $D_{4}-D_{15}$.
13. $-\Sigma \mathrm{I}_{\mathrm{o}}=100 \mathrm{~mA}$ if - lois equal to or less than $2 \mathrm{~mA}, 3 \mathrm{~mA}$, or 15 mA .

## Electrical Characteristics

DC Characteristics
(GND $=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}, \mathrm{T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$,
HMCS414C: $V_{c c}=3.5 \mathrm{~V}$ to 6 V ,
HMCS414CL: $\mathrm{V}_{\text {cc }}=2.5 \mathrm{~V}$ to 6 V ,
HMCS414AC: $\mathbf{V}_{\text {cc }}=4.5 \mathrm{~V}$ to 6 V )

| Item | Symbol | Pin | Min | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & \text { RESET, } \\ & \mathrm{R}_{2} / \overline{\mathrm{NT} T_{0}}, \\ & \mathrm{R}_{3} / \overline{\mathrm{NT} T_{1}} \end{aligned}$ | 0.8 VCC | $V_{C C}+0.3$ | V |  |  |
|  |  | OSC ${ }_{1}$ | $V_{C C}-0.5$ | $v_{C C}+0.3$ | V | HMCS414C/AC |  |
|  |  |  | $V_{C C}-0.3$ | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | HMCS414CL |  |
| Input Low Voltage | VIL |  | -0.3 | 0.2 V CC | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | -0.3 | 0.5 | V | HMCS414C/AC |  |
|  |  |  | -0.3 | 0.3 | V | HMCS414CL |  |
| Input/Output <br> Leakage <br> Current | 1111 | $\begin{aligned} & \mathrm{RESET}_{1} \\ & \mathrm{RB}_{2} / \mathrm{INT}_{0}, \\ & \mathrm{R}_{3} / \mathrm{INT}_{1}, \\ & \mathrm{OSC}_{1} \end{aligned}$ |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | 1 |
| Current <br> Dissipation in Active Mode | Icc | V cc |  | 1.8 | mA | $\begin{aligned} & \mathrm{HMCS} 414 \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz}, \div 8, \text { or } \\ & \mathrm{f}_{\mathrm{osc}}=2 \mathrm{MHz}, \div 4 \end{aligned}$ | 2,5 |
|  |  |  |  | 0.8 | mA | $\begin{aligned} & \text { HMCS } 414 \mathrm{CL} ; \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} ; \\ & \mathrm{f}_{\text {osc }}=4 \mathrm{MHz}, \div 16, \text { or } \\ & \mathrm{foscc}=2 \mathrm{MHz} \div 8 \end{aligned}$ | 2,5 |
|  |  |  |  | 3.0 | mA | $\begin{aligned} & \mathrm{HMCS} 414 \mathrm{AC} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz}, \div 4 \end{aligned}$ | 2,5 |
| Current <br> Dissipation in <br> Standby Mode | $\mathrm{I}_{\text {SBY }}$ | Vcc |  | 1.0 | mA | $\begin{aligned} & \mathrm{HMCS} 414 \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz} \div 8, \text { or } \\ & \mathrm{f}_{\mathrm{osc}}=2 \mathrm{MHz}, \div 4 \end{aligned}$ | 3,5 |
|  |  |  |  | 0.5 | mA | $\begin{aligned} & \text { HMCS414CL; } \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{iviHz}, \div i \bar{i}, \text { or } \\ & \mathrm{f}_{\text {osc }}=2 \mathrm{MHz} \div 8 \end{aligned}$ | 3,5 |
|  |  |  |  | 1.4 | mA | $\begin{aligned} & \mathrm{HMCS} 414 \mathrm{AC} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz}, \div 4 \end{aligned}$ | 3,5 |
| Current <br> Dissipation in Stop Mode | $\mathrm{I}_{\text {stop }}$ | $\mathrm{V}_{\mathrm{Cc}}$ |  | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {in }}(\overline{T E S T})=V_{C C}-0.3 V \text { to } \\ & V_{C C} ; V_{C C}, V_{\text {in }}(\text { RESET })= \\ & 0 V \text { to } 3 V \end{aligned}$ | 4 |
| Stop Mode Retain Voltage | $V_{\text {stop }}$ | $\mathrm{V}_{\text {cc }}$ | 2 |  | v |  |  |

Notes: 1. Excluding pull-up MOS current and output buffer current.

Notes: 2. The MCU is in the reset state. Input/output current does not flow.

- MCU in reset state, operation mode
- RESET, TEST: Vcc
- $\mathrm{D}_{0}-\mathrm{D}_{3}, \mathrm{R} 3, \mathrm{R} 4$ : VCc
- $\mathrm{D}_{4}-\mathrm{D}_{14}, \mathrm{RO}-\mathrm{R2}, \mathrm{RA}_{1}$ : $\mathrm{V}_{\text {disp }}$

3. The timer/counter operates with the fastest clock. Input/output current does not flow.

- MCU in standby mode
- Input/output in reset state
- RESET: GND
- TEST: VCC
- $\mathrm{D}_{0}-\mathrm{D}_{3}, \mathrm{R} 3, \mathrm{R} 4: \mathrm{V}_{\mathrm{cc}}$
- $\mathrm{D}_{4}-\mathrm{D}_{14}, R$ R-R2, RA $\mathrm{R}_{1}: V_{\text {disp }}$

4. Excluding pull-down MOS current.
5. When $\mathrm{f}_{\text {osc }}=\times \mathrm{MHz}$, estimate the current dissipation as follows: HMCS414C/AC; Max value @ $\times \mathrm{MHz}=x / 4 \times$ (max value @ 4 MHz ) HMCS414CL; Max value @ $x \mathrm{MHz}=x / 2 \times(\max$ value @ 2 MHz$)$

## Input/Output Characteristics for Standard Pins

```
(GND \(=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{Cc}}, \mathrm{T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\),
HMCS414C: \(V_{c c}=3.5 \mathrm{~V}\) to 6 V ,
HMCS414CL: \(\mathrm{V}_{\mathrm{cc}}=2.5 \mathrm{~V}\) to 6 V ,
HMCS414AC: \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\) to 6 V )
```

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3_{0}, R 3_{1}, \\ & \mathrm{R4} \end{aligned}$ | 0.7 V CC |  | $v_{\text {CC }}+0.3$ | v |  |  |
| Input Low Voltage | $V_{\text {IL }}$ | $\begin{aligned} & \mathrm{D}_{\mathrm{O}}-\mathrm{D}_{3}, \\ & \mathrm{R} 3_{\mathrm{O}}, \mathrm{R} 3_{1}, \\ & \mathrm{R} 4 \end{aligned}$ | -0.3 |  | $0.3 \mathrm{~V}_{\mathrm{CC}}$ | v |  |  |
| Output High Voltage | V OH | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3_{\mathrm{o}}, \mathrm{R} 3_{1}, \\ & \mathrm{R} 4 \end{aligned}$ | $V_{C C}-1.0$ |  |  | V | HMCS414C/AC; <br> $-\mathrm{I}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ | 1 |
|  |  | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3_{\mathrm{o}}, \mathrm{R} 3_{1}, \\ & \mathrm{R} 4 \end{aligned}$ | $V_{C C}-0.5$ |  |  | V | $\begin{aligned} & \mathrm{HMCS} 414 \mathrm{C} / \mathrm{AC} ; \\ & -\mathrm{I}_{\mathrm{OH}}=0.5 \mathrm{~mA} \\ & \text { HMCS414CL; }-\mathrm{I}_{\mathrm{OH}}=0.3 \mathrm{~mA} \end{aligned}$ | 1 |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3_{\mathrm{o}}, \mathrm{R} 3_{1}, \\ & \mathrm{R} 4 \end{aligned}$ |  |  | 0.4 | v | HMCS414C/AC; $I_{O L}=1.6 \mathrm{~mA}$ <br> HMCS414CL; $\mathrm{I}_{\mathrm{OH}}=0.4 \mathrm{~mA}$ |  |
| Input/Output Leakage Current | $\|11\|$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & R 3_{0}, R 3_{1}, \\ & R 4 \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{Cc}}$ | 2 |
| Pull-Up MOS Current | $-I_{p}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3_{\mathrm{O}}, \mathrm{R}_{1}, \\ & \mathrm{R} 4 \end{aligned}$ | 30 | 60 | 150 | $\mu \mathrm{A}$ | $V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\text {in }}=0 \mathrm{~V}$ | 3 |
|  |  | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3_{\mathrm{o}}, \mathrm{R} 3_{1}, \\ & \mathrm{R} 4 \end{aligned}$ | 3 | 15 | 50 | $\mu \mathrm{A}$ | HMCS414CL only; $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{in}}=0 \mathrm{~V}$ | 3 |

Notes: 1. I/O pins with CMOS output selected by mask option.
2. Pull-up MOS current and output buffer current are excluded.
3. I/O pins with pull-up MOS selected by mask option.

## Input/Output Characteristics for High-Voltage Pins

(GND $=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}, \mathrm{T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$,
HMCS414C: $\mathrm{V}_{\mathrm{cc}}=3.5 \mathrm{~V}$ to 6 V ,
HMCS414CL: Vcc $=2.5 \mathrm{~V}$ to 6 V ,
HMCS414AC: $V_{c c}=4.5 \mathrm{~V}$ to 6 V )

| Item | Symbol | Pin | Min | Typ | $\boldsymbol{M a x}$ | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{14}, \\ & \mathrm{R1}, \mathrm{R2}, \\ & \mathrm{RA}_{1} \end{aligned}$ | 0.7 V CC |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |  |
| Input Low Voltage | VIL | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{14}, \\ & \mathrm{R} 1, \mathrm{R} 2, \\ & \mathrm{RA}_{1} \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}-40$ |  | 0.3 V CC | V |  |  |
| Output High Voltage | V OH | $\mathrm{D}_{4}$ - $\mathrm{D}_{14}$ | $V_{C C}-3.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=15 \mathrm{~mA}$, <br> HMCS414C/CL; <br> $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 20 \%$ <br> HMCS414AC; <br> $\mathrm{V}_{\mathrm{CC}}=4.5$ to 6 V |  |
|  |  |  | $V_{C C}-2.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=10 \mathrm{~mA}$, <br> HMCS414C/CL; <br> $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 20 \%$ <br> HMCS414AC; <br> $\mathrm{V}_{\mathrm{CC}}=4.5$ to 6 V |  |
|  |  |  | $V_{C C}-1.0$ |  |  | V | $\begin{aligned} & \mathrm{HMCS} 414 \mathrm{C} / \mathrm{AC} ; \\ & -\mathrm{I}_{\mathrm{OH}}=4 \mathrm{~mA} \\ & \mathrm{HMCS} 414 \mathrm{CL} ; \\ & -\mathrm{I}_{\mathrm{OH}}=2.5 \mathrm{~mA} \end{aligned}$ |  |
|  |  | RO-R2 | $\mathrm{V}_{\mathrm{CC}}-3.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=3 \mathrm{~mA}$, <br> HMCS414C/CL; <br> $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 20 \%$ <br> HMCS414AC; <br> $\mathrm{V}_{\mathrm{CC}}=4.5$ to 6 V |  |
|  |  |  | $V_{C C}-2.0$ |  |  | V | $-I_{\mathrm{OH}}=2 \mathrm{~mA}$, <br> HMCS414C/CL; <br> $V_{C C}=5 \mathrm{~V} \pm 20 \%$ <br> HMCS414AC; <br> $V_{C C}=4.5$ to 6 V |  |
|  |  |  | $V_{C C}-1.0$ |  |  | V | HMCS414C/AC; <br> $-\mathrm{I}_{\mathrm{OH}}=0.8 \mathrm{~mA}$ <br> HMCS414CL; <br> $-\mathrm{I}_{\mathrm{OH}}=0.5 \mathrm{~mA}$ |  |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{14} \\ & \mathrm{RO}-\mathrm{R} 2 \end{aligned}$ |  |  | $V_{\text {cC }}-37$ | V | $V_{\text {disp }}=V_{\text {CC }}-40 \mathrm{~V}$ | 1 |
|  |  | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{14}, \\ & \mathrm{RO}-\mathrm{R} 2 \end{aligned}$ |  |  | $\mathrm{V}_{\mathrm{CC}}-37$ | v | $150 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ | 2 |
| Input/Output Leakage Current | \| | U | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{14}, \\ & \mathrm{RO}_{2}-\mathrm{R} 2, \\ & \mathrm{RA}_{1} \end{aligned}$ |  |  | 20 | $\mu \mathrm{A}$ | $V_{\text {in }}=V_{C C}-40 \mathrm{~V}$ to $\mathrm{V}_{\text {cC }}$ | 3 |
| Pull-Down MOS Current | $I_{d}$ | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{14}, \\ & \mathrm{RO}_{2}-\mathrm{R2}, \\ & \mathrm{RA}_{1} \end{aligned}$ | 125 | 250 | 600 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-35 \mathrm{~V}, \\ & \mathrm{~V}_{\text {in }}=\mathrm{V}_{\mathrm{CC}} \end{aligned}$ | 4 |

Notes: 1. I/O pins with pull-down MOS selected by mask option.
2. 1/O pins without pull-down MOS (PMOS open drain) selected by mask option.
3. Pull-down MOS current and output buffer current are excluded.
4. I/O pins with pull-down MOS selected by mask option.

## AC Characteristics

(GND $=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}, \mathrm{T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$,
HMCS414C: $V_{c c}=3.5 \mathrm{~V}$ to 6 V ,
HMCSA14CL: $V_{C c}=2.5 \mathrm{~V}$ to 6 V ,
HMCS414AC: Vcc $=4.5 \mathrm{~V}$ to 6 V )

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillation Frequency | $\mathrm{f}_{\text {osc }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ | 0.4 | 4 | 4.5 | MHz | HMCS414C; divide by 8 |  |
|  |  |  | 0.2 | 2 | 2.25 | MHz | HMCS414C; divide by 4 |  |
|  |  |  | 0.6 | 4 | 4.5 | NiHz | Hivicsil4Ci; divide by 16 |  |
|  |  |  | 0.4 | 2 | 2.25 | MHz | HMCS414CL; divide by 8 |  |
|  |  |  | 0.2 | 4 | 4.5 | MHz | HMCS414AC; divide by 4 |  |
| Instruction Cycle Time | $t_{\text {cyc }}$ |  | 1.78 | 2 | 20 | $\mu \mathrm{S}$ | HMCS414C |  |
|  |  |  | 3.55 | 4 | 20 | $\mu \mathrm{S}$ | HMCS414CL |  |
|  |  |  | 0.89 | 1 | 20 | $\mu \mathrm{S}$ | HMCS414AC |  |
| Oscillator Stabilization Time | $t_{R C}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  |  | 20 | ms | HMCS414C/AC | 1 |
|  |  |  |  |  | 60 | ms | HMCS414CL | 1 |
| External Clock <br> High, Low Level Width | $\begin{aligned} & \mathrm{t}_{\mathrm{CPH}}, \\ & \mathrm{t}_{\mathrm{CPL}} \end{aligned}$ | OSC 1 | 92 |  |  | ns | HMCS414C; <br> divide by 8 HMCS414CL; divide by 16 HMCS414AC; divide by 4 | 2 |
|  |  |  | 203 |  |  | ns | HMCS414C; <br> divide by 4 HMCS414CL; divide by 8 | 2 |

AC Characteristics (Cont)

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| External Clock Rise Time | ${ }_{\text {t }}^{\text {c }}$ Pr | $\mathrm{OSC}_{1}$ |  |  | 20 | ns |  | 2 |
| External Clock Fall Time | ${ }_{\text {t }}^{\text {cPf }}$ | $\mathrm{OSC}_{1}$ |  |  | 20 | ns |  | 2 |
| $\overline{\text { INTn }}$ Hiah Level Width | tion | $\overline{\mathrm{INT}}_{n}$ | 2 |  |  | $\mathrm{t}_{\mathrm{cvc}}$ |  | 3 |
| $\overline{\text { INT }}_{0}$ Low Level Width | tiol | $\mathrm{INT}_{0}$ | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 3 |
| $\overline{\mathrm{INT}}_{1}$ High Level Width | $\mathrm{t}_{11 \mathrm{H}}$ | $\overline{\mathrm{INT}}_{1}$ | 2 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 3 |
| $\overline{\operatorname{INT}}_{1}$ Low Level Width | $\mathrm{t}_{11}$ | $\overline{\mathrm{INT}}_{1}$ | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 3 |
| RESET High Level Width | $\mathrm{t}_{\text {RSTH }}$ | RESET | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 4 |
| Input Capacitance | $\mathrm{Cin}_{\text {in }}$ | All pins |  |  | 15 | pF | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{in}}=0 \mathrm{~V} \end{aligned}$ |  |
| RESET Fall Time | $t_{\text {RSTf }}$ |  |  |  | 20 | ms | HMCS414C/AC | 4 |
|  |  |  |  |  | 15 | ms | HMCS414CL | 4 |

Notes: 1. Oscillator stabilization time is the time until the oscillator stabilizes after $\mathrm{V}_{\mathrm{cc}}$ reaches its minimum allowable voltage (HMCS414C; 3.5 V, HMCS414CL; 2.5 V , HMCS414AC; 4.5 V ) after power-on, or after RESET goes high. At power-on or stop mode release, RESET must be kept high for at least $t_{R C}$. Since $t_{R C}$ depends on the crystal or ceramic filter's circuit constant and stray capacitance, please get the manufacturer's advice when designing the RESET circuit. (See figure 21.)
2. See figure 22.
3. See figure 23.
4. See figure 24.


Crystal: 4.194304 MHz
NC-18C (Nihon Denpa Kogyo)
$R_{f}=1[M \Omega] \pm 20 \%$,
$C_{1}=C_{2}=22[p F] \pm 20 \%$

HMCS414C/AC


Ceramic filter: CSA4.00 MG (Murata) $R_{f}=1[M \Omega] \pm 20 \%$, $C_{1}=C_{2}=30[p F] \pm 20 \%$

HMCS414CL


GND
Ceramic filter: CSA 2.000MK (Murata)
$R_{f}=1[M \Omega] \pm 20 \%$,
$\mathrm{C}_{1}=\mathrm{C}_{2}=30[\mathrm{pF}] \pm 20 \%$

Figure 21. Oscillation Circuit


Figure 22. Oscillator Timing


Figure 23. Interrupt Timing


Figure 24. Reset Timing

## HMCS414C/CL/AC Mask Option List

* Please enter check marks in $\qquad$
(■, $\mathrm{x}, \mathrm{v}$ ).

| 5 V Operation: | $\square \mathrm{HMCS} 414 \mathrm{C}$ |
| :--- | :--- |
| 3V Operation: | $\square \mathrm{HMCS} 414 \mathrm{CL}$ |
| High Speed Operation: | $\square$ HMCS414AC |


| Date of Order |  |
| :--- | :--- |
| Customer |  |
| Dept. |  |
| Name |  |
| ROM Code Name |  |
| LSI Type Number <br> (Hitachi's entry) |  |

## (1) I/O Option

Please enter 0 in applicable item to select $1 / 0$ option
A: Without Pull-up MOS (NMOS Open Drain) B: With Pull-up MOS
C: CMOS (cannot be used as input)
D: Without Pull-down MOS (PMOS Open Drain) E: With Pull-down MOS

Note: I/O options masked by are not available.

(2) $R A_{1} / V_{\text {disp }}$

Please check ( $\quad, \mathrm{X}, \checkmark$ ) applicable item.

| $\mathrm{RA}_{1} / \mathrm{V}_{\text {disp }}$ |
| :--- |
| $\square$ RA $_{1}$ : Without Pull-down MOS (D) |
| $\square$ V $_{\text {disp }}$ |

ivuie. RM,/'vasp has to the selocted as Vóisp pin exept the case that all high pins are option D.
(3) Divider (Div)

Please check ( $\quad, \times, \checkmark$ ) applicable item.

| Divider | HMCS414C | HMCS414CL | HMCS414AC |
| :---: | :---: | :---: | :---: |
| 16 |  | $\square$ |  |
| 8 | $\square$ |  |  |
| 4 | $\square$ |  |  |

(4) ROM Code Media

Please check ( $\square, X, \vee$ ) applicable item.

| ROM Code Media |  |
| :---: | :---: |
| $\square$ | EPROM: Emulator Type |
| $\square$ EPROM: EPROM On-Package Microcom- |  |
| puter Type |  |

(5) Oscillator (CPG option)

Please check ( $\quad \mathrm{X}, \checkmark$ ) applicable item.

| CPG <br> option | $\square$ HMCS 414C <br> (5V Operation) | $\square$ HMCS414CL <br> (3V Operation) | $\square$ <br>  |
| :--- | :--- | :--- | :--- |
|  | HMCS414AC <br> (High Speed Operation) |  |  |
|  | $\square$ Crystal Filter | $\square$ Ceramic Filter | $\square$ Ceramic Filter |
|  | $\square$ External Clock | $\square$ Crystal | $\square$ Crystal |

# HMCS424C/HMCS424CL/ HMCS424AC (HD404240/HD40L4240/HD40A4240) 

## Description

The HMCS424C/CL/AC are CMOS 4-bit single-chip microcomputers in the HMCS400 series. Each device incorporates ROM, RAM, I/O, serial interface, and 2 timer/counters, and contain high-voltage I/O pins including high-current output pins to drive a fluorescent display directly.

## Features

- 4-bit architecture
- 4096 words of 10-bit ROM
- 256 digits of 4-bit RAM
- 36 I/O pins, including 24 high-voltage I/O pins (40 V max)
- 2 timer/counters
-11-bit prescaler
-8-bit free running timer/counter
-8-bit auto-reload timer/event counter
- Clock synchronous 8-bit serial interface
- Five interrupt sources
-External: 2
-Timer/counter: 2
-Serial interface: 1
- Subroutine stack
-Up to 16 levels including interrupts
- Minimum instruction execution time
$-0.89 \mu \mathrm{~s}:$ HMCS424AC
$-1.78 \mu \mathrm{~s}$ : HMCS424C
$-3.55 \mu \mathrm{~s}$ : HMCS424CL
- Low power dissipation modes
-Standby: Stops instruction execution while allowing clock oscillation and interrupt functions to operate
-Stop: Stops instruction execution and clock oscillation while retaining RAM data
- On-chip oscillator
-Crystal or ceramic filter
-External clock input
- Package
-Standard 42-pin dual in-line plastic package
-42-pin shrink dual in-line plastic package
-44-pin flat plastic package
- Instruction set compatible with HMCS408; 99 instructions
- High programming efficiency with 10-bit/ word ROM: 79 single-word instructions
- Direct branch to all RAM areas
- Direct or indirect addressing of all RAM areas
- Subroutine nesting up to 16 levels including interrupts
- Binary and BCD arithmetic operations
- Powerful logical arithmetic operations
- Pattern generation-table lookup capability
- Bit manipulation for both RAM and I/O


## Frogram Deveiopment Support Tools

- Cross assembler and simulator software for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PC HD40P4281 with the following fixed options:
-I/O pin: open drain
-Oscillator: crystal or ceramic filter oscillator (externally drivable)
-Divider: Divided by 8
-Package:
Standard 42-pin dual in-line ceramic package

Type of Products

| Item | HMCS424C | HMCS424CL | HMCS424AC |
| :--- | :--- | :--- | :--- |
| Product <br> Name | HD404240 | HD40L4240 | HD40A4240 |
| Power Supply <br> (V) | 3.5 to 6 | 2.5 to 6 | 4.5 to 6 |
| Typical <br> Instruction <br> Cycle Time $(\mu \mathrm{s})$ | 2 | 4 | 1 |

## Pin Arrangement



## Block Diagram



## Pin Description

GND, $\mathbf{V}_{\text {cc }}, \mathbf{V}_{\text {disp }}$ (Power)

GND, $V_{C C}$ and $V_{\text {disp }}$ are the power supply pins for the MCU. Connect GND to the ground (0 V ) and apply the $\mathrm{V}_{\mathrm{CC}}$ power supply voltage to the $V_{C C}$ pin. The $V_{\text {disp }}$ pin (multiplexed with $R A_{1}$ ) is a power supply for high-voltage $I / O$ pins with maximum voltage of $40 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{CC}}-40\right.$ V). For details, see Input/Output section.

## TEST (Test)

$\overline{\text { TEST }}$ is for test purposes only. Connect it to $\mathrm{V}_{\mathrm{CC}}$.

## RESET (Reset)

RESET resets the MCU. For details, see Reset section.

## OSC $_{1}$, OSC $_{2}$ (Oscillator Connections)

$\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ are input pins for the internal oscillator circuit. They can be connected to a crystal resonator, ceramic filter resonator, or external oscillator circuits. For details, see Internal Oscillator Circuit section.
$\mathrm{D}_{0}-\mathrm{D}_{14}$ (D Port)
The D port is an input/output port addressed by the bit. These 16 pins are all input/output pins. $D_{0}$ to $D_{3}$ are standard and $D_{4}$ to $D_{14}$ are
high-voltage pins. The circuit type for each pin can be selected using a mask option. For details, see Input/Output section.
$\mathbf{R 0}_{0}-\mathbf{R 0}_{3}, \mathbf{R} 1_{0}-\mathbf{R} 1_{3}, \quad \mathbf{R} \mathbf{2}_{\mathbf{0}}-\mathbf{R} \mathbf{2}_{3}, \mathbf{R} \mathbf{3}_{0}-\mathbf{R} 3_{3}$, $\mathbf{R 4} \mathbf{4}_{\mathbf{0}}-\mathbf{R 4} \mathbf{3}_{3}, \mathrm{RA}_{1}$ ( $\mathbf{R}$ Ports)

R0 to R4 are 4-bit ports. RA is a 1-bit port. R0 is an output port, RA is an input port, and R1 to R4 are I/O ports. R0, R1, R2, and RA are high-voltage ports, and R3 and R4 are standard ports. Each pin has a mask option which selects its circuit type. The pins $\mathrm{R} 3_{2}, \mathrm{R} 3_{3}, \mathrm{R} 4_{0}$, $\mathrm{R}_{1}$, and $\mathrm{R4}_{2}$ are multiplexed with $\mathrm{INT}_{0}, \mathrm{INT}_{1}$, SCK, SI, and SO respectively. For details, see Input/ Output section.

## $\overline{\mathrm{INT}}_{\mathbf{0}}, \overline{\mathrm{INT}}_{1}$ (Interrupts)

$\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ are external interrupts for the $\mathrm{MCU} . \mathrm{INT}_{1}$ can be used as an external event input pin for timer B. $\overline{I N T}_{0}$ and $\overline{I N T}_{1}$ are multiplexed with $R 3_{2}$ and $R 3_{3}$ respectively. For details, see Interrupt section.

## SCK, SI, SO

The transfer clock I/O pin ( $\overline{\mathrm{SCK}}$ ), serial data input pin (SI), and serial data output pin (SO) are used for serial interface. SCK, SI, and SO are multiplexed with $R 4_{0}, R 4_{1}$, and $R 4_{2}$ respectively. For details, see Serial Interface.

## Functional Description

## ROM Memory Map

The MCU includes 4,096 words $\times 10$ bits of ROM. ROM is described in the following paragraphs and the ROM memory map (figure 1).

Vector Address Area ( $\mathbf{\$ 0 0 0 0}$ to $\$ \mathbf{\$ 0 0 0}$ ): Locations $\$ 0000$ through $\$ 000 F$ can be used for JMPL instructions to branch to the starting address of the initialization program and of the interrupt service programs. After reset or interrupt routine is serviced, the program is executed from the vector address.

Zero-Page Subroutine Area (\$0000 to \$003F): Locations $\$ 0000$ through $\$ 003 F$ can be used for subroutines. CAL instructions branch to subroutines.

Pattern Area (\$0000 to SOFFF): Locations $\$ 0000$ through $\$ 0 F F F$ can be used for ROM data. P instructions allow referring to the ROM data as a pattern.

Program Area (\$0000 to \$0FFF): Locations from $\$ 0000$ to $\$ 0 F F F$ can be used for program code.

## RAM Memory Map

The MCU includes 256 digits of 4-bit RAM as the data and stack area. In addition to these areas, interrupt control bits and special function registers are also mapped on the RAM memory space. The RAM memory map (figure 2 ) is described in the following paragraphs.

Interrupt Control Bit Area (\$000 to \$003): The interrupt control bit area (figure 3) is used for interrupt controls. It is accessable only by a RAM bit manipulation instruction. However, the interrupt request flag cannot be set by software. The RSP bit is used only to reset the stack pointer.

Special Function Registers Area (\$004 to \$00B): The special function registers are the mode or data registers for the external interrupt, the serial interface, and the timer/ counter. These registers are classified into three types: write-only, read-only, and read/ write as shown in figure 2. These registers cannot be accessed by RAM bit manipulation instructions.

Data Area (\$020 to S0DF): 16 digits of $\$ 020$ through $\$ 02 \mathrm{~F}$ are called memory registers


Figure 1. ROM Memory Map


Figure 2. RAM Memory Map

| 0 | bit 3 | bit 2 | bit 1 | bit 0 | \$000 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \mathrm{IMO} \\ \left(\mathrm{IM} \text { of } \overline{\mathrm{INT}_{0}}\right) \end{gathered}$ | $\begin{gathered} \text { IFO } \\ \text { (IF of } \overline{\mathrm{INT}}_{0} \text { ) } \end{gathered}$ | $\begin{gathered} \text { RSP } \\ \text { (Reset SP Bit) } \end{gathered}$ | $\begin{gathered} \text { I,E } \\ \text { (Interrupt Enable Flag) } \end{gathered}$ |  |
| 1 | IMTA <br> (IM of Timer A) | $\begin{gathered} \text { IFTA } \\ \text { (IF of Timer A) } \end{gathered}$ | $\begin{gathered} \mathrm{IM} 1 \\ \left(\mathrm{IM} \text { of } \overline{\mathrm{INT}} \mathrm{~T}_{1}\right) \end{gathered}$ | $\begin{gathered} \mathrm{IF} 1 \\ \text { (IF of } \overline{\mathrm{INT}}_{1} \text { ) } \end{gathered}$ | \$001 |
| 2 | Not Used | Not Used | IMTB <br> (IM of Timer B) | $\begin{gathered} \text { IFTB } \\ \text { (IF of Timer B) } \end{gathered}$ | \$002 |
| 3 | Not Used | Not Used | IMS (IM of Serial) | $\begin{gathered} \text { IFS } \\ \text { (IF of Serial) } \end{gathered}$ | \$003 |
| IF: <br> IM: <br> I/E: <br> SP: <br> Note: | Each bit in the interrupt control bits area is set by the SEM/SEMD instruction, is reset by the REM/REMD instruction, and is tested by the TM/TMD instruction. It is not affected by other instructions. Furthermore the interrupt request flag is not affected by the SEM/SEMD instruction. <br> The content of status becomes invalid when "Not Used" bit and RSP bit are tested by a TM or TMD instruction. |  |  |  | uction, and flag is not |

Figure 3. Configuration of Interrupt Control Bit Area
(MR) and are accessible by LAMR and XMRA instructions (figure 4).

Stack Area (\$3C0 to S3FF): Locations \$3C0 through $\$ 3 \mathrm{FF}$ are reserved for LIFO stacks to save the contents of the program counter (PC), status (ST) and carry (CA) when subroutine call (CAL-instruction, CALLinstruction) and interrupts are serviced. This area can be used as a 16 nesting level stack in which one level requires 4 digits. Figure 4 shows the save condition. The program counter is restored by RTN and RTNI instructions. Status and carry are restored only by RTNI instruction. This area, when not used for a stack, is available as a data area.

## Registers and Flags

The MCU has nine registers and two flags for the CPU operations (figure 5).

Accumulator (A), B Register (B): The 4-bit accumulator and $B$ register hold the results of the arithmetic logic unit (ALU), and transfer data to/from memories, I/O, and other registers.

W Register (W), X Register (X), Y Register ( $\mathbf{Y}$ ): The $W$ register is a 2 -bit, and the $X$ and $Y$ registers are 4 -bit registers used for indirect addressing of RAM. The Y register is also used for $D$ port addressing. The $W$ regis-
ter is write-only register.
SPX Register (SPX), SPY Register (SPY): The 4-bit registers SPX and SPY are used to assist the $X$ and $Y$ registers respectively.

Carry (CA): The carry (CA) stores the overflow from ALU generated by an arithmetic operation. It is also affected by SEC, REC, ROTL, and ROTR instructions.

During interrupt servicing, carry is pushed onto the stack. ít is restored ju a nTivi instruction, but not by a RTN instruction.

Status (ST): The status (ST) holds the ALU overflow, ALU non-zero, and the results of bit test instruction for the arithmetic or compare instructions. It is a branch condition of the BR, BRL, CAL, or CALL instructions. The value of the status remains unchanged until the next arithmetic, compare, or bit test instruction is executed. Status becomes 1 after a BR, BRL, CAL, or CALL instruction whether it is executed or skipped. During interrupt servicing, status is pushed onto the stack and restored back from the stack by a RTNI instruction, but not by a RTN instruction.

Program Counter (PC): The program counter is a 14 -bit binary counter which controls the sequence in which the instructions

| Memory Registers |  |  |
| :---: | :---: | :---: |
| 32 | MR(0) | \$020 |
| 33 | MR(1) | \$021 |
| 34 | MR(2) | \$022 |
| 35 | MR(3) | 23 |
| 36 | MR(4) | \$024 |
| 37 | MR(5) | 25 |
| 38 | MR(6) | 26 |
| 39 | MR(7) | 27 |
| 40 | MR(8) | \$028 |
| 41 | MR(9) | \$029 |
| 42 | MR(10) | 2A |
| 43 | MR(11) | 2B |
| 44 | MR(12) | \$02C |
| 45 | MR(13) | \$02D |
| 46 | MR(14) | 02E |
| 47 | MR(15) | \$02F |



Figure 4. Configuration of Memory Register, Stack Area, and Stack Position
stored in ROM are executed.
Stack Pointer (SP): The stack pointer (SP) is used to point the address of the next stacking area (up to 16 levels).

The stack pointer is initialized to RAM address $\$ 3 F F$. It is decremented by 4 when data is pushed onto the stack, and incremented by 4 when data is restored from it. The stack can only be used up to 16 levels deep because the upper 4 bits of the stack pointer are fixed at 1111.

The stack pointer is initialized to $\$ 3 F F$ by either MCU reset or the RSP bit reset by a REM/REMD instruction.

## Interrupt

Five interrupt sources are available on the MCU : external requests ( $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}$ ), timer/ counter (timer A, timer B), and serial interface (serial). For each source, an interrupt request flag (IF), interrupt mask (IM) and interrupt
vector addresses are provided to control and maintain the interrupt request. The interrupt enable flag (IE) is also used to control an interrupt operations.

Interrupt Control Bits and Interrupt Service: The interrupt control bits are mapped on $\$ 000$ through $\$ 003$ of the RAM space. They are accessible by RAM bit manipulation instructions. (The interrupt request flag (IF) cannot be set by software.) The interrupt enable flag (IE) and IF are cleared to 0 , and the interrupt mask (IM) is set to 1 at initialization by MCU reset.

Figure 6 is a block diagram of the interrupt controi circuit. Table 1 shows the interrupí priority and vector addresses, and table 2 shows the interrupt conditions corresponding to each interrupt source.

The interrupt request is generated when the IF is set to 1 and IM is 0 . If the IE is 1 at this time, the interrupt will be activated and vector addresses will be generated from the


Figure 5. Registers and Flags
priority PLA corresponding to the interrupt sources.

Figure 7 shows the interrupt service sequence, and figure 8 shows the interrupt service flowchart. If an interrupt is requested, the instruction being executed finishes in the first cycle. The IE is reset in the second cycle. In the second and third cycles, the carry, status and program counter are pushed onto the stack. In the third cycle, the instruction is re-vecuted after iumping to the vector address.

In each vector address, program a JMPL instruction to branch to the starting address of the interrupt service program. The IF which caused the interrupt service must be reset by software in the interrupt service program.

Interrupt Enable Flag (I/E: \$000 bit 0): The interrupt enable flag enables/disables interrupt requests as shown in table 3. It is reset by interrupt servicing and set by the RTNI instruction.

External Interrupts ( $\overline{I N T}_{\mathbf{0}}, \overline{\text { INT }}_{\mathbf{1}}$ ): The external interrupt request inputs ( $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}$ ) can be selected by the port mode register (PMR: \$004). Setting bit 3 and bit 2 of PMR causes $\mathrm{RB}_{3} / \overline{\mathrm{INT}}_{1}$ pin and $\mathrm{R}_{2} / \overline{\mathrm{INT}}_{0}$ pin to be used as $\overline{\mathrm{INT}}_{1}$ pin and $\overline{\mathrm{INT}}_{0}$ pin respectively.

The external interrupt request flags (IF0, IF1) are set at the falling edge of $\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ inputs (table 4).

The $\overline{\mathrm{INT}}_{1}$ input can be used as a clock signal input to timer B. Then, timer B counts up at each falling edge of the $\mathrm{INT}_{1}$ input. When using $\mathrm{INT}_{1}$ as timer B external event input, the external interrupt mask (IM1) has to be set so that the $\overline{\mathrm{INT}}_{1}$ interrupt request will not

Table 1. Vector Addresses and Interrupt Priority

| Reset, Interrupt | Priority | Vector addresses |
| :--- | :--- | :--- |
| RESET | - | $\$ 0000$ |
| $\mathrm{INT}_{0}$ | 1 | $\$ 0002$ |
| $\overline{\mathrm{INT}}_{1}$ | 2 | $\$ 0004$ |
| Timer A | 3 | $\$ 0006$ |
| Timer B | 4 | $\$ 0008$ |
| SERIAL | 5 | $\$ 000 \mathrm{C}$ |

Table 2. Interrupt Service Conditions

| interrupt Cortirol Pit | $\overline{\text { INT}}_{\mathbf{0}}$ | $\overline{\mathbf{I N T}}_{\mathbf{1}}$ | Timer A | Timer B | Serial |
| :--- | :--- | :--- | :--- | :--- | :--- |
| I/E | 1 | 1 | 1 | 1 | 1 |
| IFO $\cdot \overline{\mathrm{IMO}}$ | 1 | 0 | 0 | 0 | 0 |
| IF1 $\cdot \overline{\mathrm{IM} 1}$ | $*$ | 1 | 0 | 0 | 0 |
| IFTA $\cdot \overline{\mathrm{IMTA}}$ | $*$ | $*$ | 1 | 0 | 0 |
| IFTB $\cdot \overline{\mathrm{IMTB}}$ | $*$ | $*$ | $*$ | 1 | 0 |
| IFS $\cdot \overline{\mathrm{IMS}}$ | $*$ | $*$ | $*$ | 1 |  |



Figure 6. Interrupt Control Circuit Block Diagram


Figure 7. Interrupt Servicing Sequence


Figure 8. Interrupt Servicing Flowchart

## HITACHI

be accepted (table 5).
External Interrupt Request Flags (IFO: \$000 bit 2, IF1: \$001 bit 0): The external interrupt request flags (IF0, IF1) are set at the falling edge of the $\overline{\mathrm{INT}}_{0}$, and $\mathrm{INT}_{1}$ inputs respectively.

External Interrupt Masks (IM0: \$000 bit 3, IM1: \$001 bit 1): The external interrupt masks mask the external interrupt requests.

Port Mode Register (PMR: S004): The 4-bit write-only port mode register controls the $\mathrm{R3}_{2} / \overline{\mathrm{INT}}_{0}$ pin, $\mathrm{R3}_{3} / \overline{\mathrm{INT}}_{1}$ pin, $\mathrm{R4}_{1} /$ SI pin, and $\mathrm{R} 4_{2} / \mathrm{SO}$ pin as shown in table 6. The port mode register will be initialized to $\$ 0$ by MCU reset. These pins are therefore initially used as ports.

## Serial Interface

The serial interface is used to transmit/ receive 8 -bit data serially. It consists of the serial data register, the serial mode register,
the octal counter and the multiplexer as illustrated in figure 9. Pin R40/SCK and the transfer clock signal are controlled by the serial mode register. The contents of the serial data register can be written into or read out by software. The data in the serial data register can be shifted synchronously with the transfer clock signal.
The STS instruction initiates serial interface operations and resets the octal counter to $\$ 0$. The counter starts to count at the falling edge of the transfer clock ( SCK ) signal and increments by one at the rising edge of the $\overline{\mathrm{SCK}}$. When the octal counter is reset to $\$ 0$ after eight transfer clock signals, or when a transmit/receive operation is discontinued by resetting the octal counter, the serial interrupt request flag will be set.

Serial Mode Register (SMR: S005): The 4bit write-only serial mode register controls the $\mathrm{R} 4_{0} / \mathrm{SCK}$, prescaler divide ratio, and transfer clock source as shown in table 7. The write signal to the serial mode register controls the operating state of the serial

Table 3. Interrupt Enable Flag

| Interrupt Enable Flag | Interrupt Enable/Disable |
| :--- | :--- |
| 0 | Disable |
| 1 | Enable |

Table 4. External Interrupt Request Flag

| Ex Int Req Flags | Interrupt Requests |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Table 5. External Interrupt Mask
External Interrupt Masks Interrupt Requests

| 0 | Enable |
| :--- | :--- |
| 1 | Disable (masks) |


| Table 6. | Port Mode Register |
| :--- | :--- |
| PMR3 | $\mathbf{R 3}_{\mathbf{3}} / \overline{\mathbf{N T}}_{\mathbf{1}}$ Pin |
| 0 | Used as $\mathrm{R3}_{3}$ port input/output pin |
| $\mathbf{1}$ | Used as $\overline{\mathrm{INT}}_{1}$ input pin |


| PMR2 | $\mathbf{R 3}_{\mathbf{2}} / \overline{\mathbf{N T}}_{\mathbf{0}} \mathbf{P i n}$ |
| :--- | :--- |
| 0 | Used as $\mathrm{R}_{2}$ port input/output pin |
| $\mathbf{1}$ | Used as $\overline{\mathrm{INT}}_{0}$ input pin |
| $\mathbf{P M R 1}$ | $\mathbf{R 4}_{\mathbf{1}} / \mathbf{S I}$ Pin |
| $\mathbf{0}$ | Used as R4 ${ }_{1}$ port input/output pin |
| $\mathbf{1}$ | Used as SI input pin |
| $\mathbf{P M R 0}$ | $\mathbf{R 4}_{\mathbf{2}} / \mathbf{S O}$ Pin |
| $\mathbf{0}$ | Used as R4 ${ }_{2}$ port input/output pin |
| $\mathbf{1}$ | Used as SO output pin |

interface.
The write signal to the serial mode register stops the serial data register and octal counter from applying transfer clock, and it also resets the octal counter to $\$ 0$ simultaneously. Therefore, when the serial interface is in the transfer state, the write signal causes the serial mode register to cease the data transfer and to set the serial interrupt request flag.
Contents of the serial mode register will be changed on the second instruction cycle after writing into the serial mode register. Therefore, it is necessary to execute the STS instruction after the data in the serial mode register has been changed completely. The serial mode register will be reset to $\$ 0$ by MCU reset.

Serial Data Register (SDR: S006, SRU: \$007): The 8-bit read/write serial data register consists of a low-order digit (SRL: \$006) and a high-order digit (SRU: \$007).
The data in the serial data register will be output from the SO pin, from LSB to MSB, synchronously with the falling edge of the transfer clock signal. At the same time,
external data will be input from the SI pin to the serial data register, to MSB first, synchronously with the rising edge of the transfer clock. Figure 10 shows the I/O timing chart for the transfer clock signal and the data.
The read/write operations of the serial data register should be performed after the completion of data transmit/receive. Otherwise the data may not be guaranteed.

Serial Interrupt Request Flag (IFS: \$003 bit 0 ): 'the serial interrupt request niag wiii be set when the octal counter counts eight transfer clock signals, or when data transfer is discontinued by resetting the octal counter. Refer to table 8.

Serial Interrupt Mask (IMS: \$003 bit 1): The serial interrupt mask masks the interrupt request. Refer to table 9.

Selection and Change of the Operation Mode: Table 10 shows the serial interface operation modes which are determined by a combination of the value in the port mode register and that in the serial mode register.


Figure 9. Serial Interface Block Diagram

Initialize the serial interface by the write signal to the serial mode register when the operation mode is changed.

Operating State of Serial Interface: The serial interface has three operating states, the STS waiting state, SCK waiting state, and transfer state, as shown in figure 11.
The STS waiting state is the initialization state of the serial interface internal state. The serial interface is put into this state in one of two ways: either by changing the operation mode through a change in the data in the port mode register, or by writing data into the serial mode register. In this state, the serial interface does not operate even if the transfer clock is applied. If an STS instruction is executed, the serial interface shifts to SCK
waiting state.
In this state the falling edge of the first transfer clock causes the serial interface shift to transfer state, while the octal counter counts up and the serial data register shifts simultaneously. If the clock continuous output mode is selected, however, the serial interface stays in SCK waiting state while the transfer clock outputs continuously.
The octal counter becomes 000 again after 8 transfer clocks or execution of the STS instruction, so that the serial interface returns to SCK waiting state, and the serial interrupt request flag is set simultaneously.
When the internal transfer clock is selected, the transfer clock output is triggered by the execution of an STS instruction, and stops after 8 clocks.

Table 7. Serial Mode Register

| $\mathbf{S M R 3}$ | $\mathbf{R 4}_{\mathbf{0}} / \overline{\mathbf{S C K}}$ |
| :--- | :--- |
| 0 | Used as R4o port input/output pin |
| 1 | Used as $\overline{\mathrm{SCK}}$ input/output pin |

Transfer Clock

| SMR2 | SMR1 | SMRO | Transfer Clock |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | R40/ $\mathbf{S C K}^{\text {Port }}$ | Clock Source |  | scaler <br> ide Ratio | System Clock Divide Ratio |  |
| 0 | 0 | 0 | $\overline{\text { SCK }}$ <br> Output | Prescaler | $\div$ | 2048 | $\div$ | 4096 |
| 0 | 0 | 1 | SCK <br> Output | Prescaler | $\div$ | 512 | $\div$ | 1024 |
| 0 | 1 | 0 | SCK <br> Output | Prescaler | $\div$ | 128 | $\div$ | 256 |
| 0 | 1 | 1 | $\overline{S C K}$ <br> Output | Prescaler | $\div$ | 32 | $\div$ | 64 |
| 1 | 0 | 0 | $\overline{\mathrm{SCK}}$ <br> Output | Prescaler | $\div$ | 8 | $\div$ | 16 |
| 1 | 0 | 1 | $\overline{S C K}$ <br> Output | Prescaler | $\div$ | 2 | $\div$ | 4 |
| 1 | 1 | 0 | $\overline{\text { SCK }}$ <br> Output | System Clock |  | - | $\div$ | 1 |
| 1 | 1 | 1 | $\begin{aligned} & \overline{S C K} \\ & \text { Input } \end{aligned}$ | External Clock |  | - |  | - |

Table 8. Serial Interrupt Request Flag

| Serial Interrupt Request Flag | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Table 9. Serial Interrupt Mask

| Serial Interrupt Mask | Interrupt Request |
| :--- | :--- |
| 0 | Enable |
| 1 | Disable (Mask) |

Table 10. Serial Interface Operation Mode

| SMR3 | PMR1 | PMR0 | Serial Interface <br> Operating Mode |
| :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | Clock Continuous <br> Output Mode |
| 1 | 0 | 1 | Transmit Mode |
| 1 | 1 | 0 | Receive Mode |
| 1 | 1 | i | Transmii/Keceive <br> Mode |



Figure 10. Serial Interface I/O Timing Chart

Change PMR means the change of operation mode as below:


Figure 11. Serial Interface Operation State

## Example of Transfer Clock Error Detec-

tion: The serial interface functions abnormally when the transfer clock is disturbed by external noise. In this case, transfer clock error can be detected by the procedure shown in figure 12.
If more than 8 transfer clocks are applied in the SCK waiting state, the state of the serial interface shifts as the following sequence first, transfer state, second, SCK waiting state and third, transfer state again. The serial interrupt flag should be reset before entering into the STS state by writing data to SMR. This procudure causes the serial interface request flag to be set again.

## Timer

The MCU contains a prescaler and a timer/ counter (timer A, timer B, figure 13) whose functions are the same as HMCS404C's. The prescaler is an 11-bit binary counter, timer A an 8-bit free-running timer/counter, and timer B is an 8-bit auto-reload timer/event counter.

Prescaler: The input to the prescaler is a system clock signal. The prescaler is initialized to $\$ 000$ by MCU reset, and it starts to
count up the system clock signal as soon as the RESET input goes to logic 0 . The prescaler keeps counting up except in MCU rese $\bar{t}$ and stop mode. The prescaler provides clock signals to timer $A$, timer $B$, and the serial interface. The prescaler divide ratio is selected by the timer mode register A (TMA), timer mode register B (TMB), and serial mode register (SMR).

Timer A Operation: After timer A is initialized to $\$ 00$ by MCU reset, it counts up at every clock input signal. When the next clock signal is applied after timer A counts up to $\$ F F$, timer $A$ is set to $\$ 00$ again, and generates an overflovir output. This sets to timer A interruput request flag (IFTA: $\$ 001$, bit 2 ) to 1 Therefore, this timer can function as an interval timer periodically generating overflow output at every 256 th clock signal input. The clock input signals to timer A are selected by the timer mode register A (TMA: $\$ 008)$.

Timer B Operation: The timer mode register B (TMB: \$009) selects the auto-reload function, input clock source, and the prescaler divide ratio for timer $B$. When the external event input is used as an input clock


Figure 12. Example of Transfer Clock Error Detection
signal to timer B, select $\mathrm{R}_{3} / \overline{\mathrm{INT}}_{1}$ as $\overline{\mathrm{INT}}_{1}$ and set the external interrupt mask (IM1) to prevent an external interrupt request from occurring.

Timer B is initialized according to the data written into the timer load register by software. Timer B counts up at every clock input signal. When the next clock signal is applied to timer B after it is set to $\$ F F$, it will generate an overflow output. Then, if the auto-reload function is selected, timer B is initialized to the value of the timer load register. If it is not selected, timer B goes to $\$ 00$. The timer B interrupt request flag (IFTB: $\$ 002$ bit 0) will be set at this overflow output.

Timer Mode Register A (TMA: S008): The 3-bit write-only timer mode register A controls the prescaler divide ratio of timer $A$ clock input, as shown in table 11.
The timer mode register A is initialized to $\$ 0$ by MCU reset.

Timer Mode Register B (TMB: \$009): The 4-bit write-only timer mode register B (TMB) selects the auto-reload function, the prescaler divide ratio, and the source of the clock input signal, as shown in table 12. The timer mode register B is initialized to $\$ 0$ by MCU reset.

The operation mode of timer B changes at the second instruction cycle after the timer mode register $B$ is written to. Timer $B$ should be initialized by writing data into the timer load register after the contents of TMB are changed. Configuration and function of timer mode register $B$ is shown in figure 14.

Timer B (TCBL: \$00A, TCBU: \$00B, TLRL: \$00A, TLRU: \$00B): Timer B consists of an 8bit write-only timer load register and an 8-bit read-only timer/event counter. Each has a low-order digit (TCBL: \$00A, TLRL: \$00A) and a high-order digit (TCBU: \$00B, TLRU: \$00B) (figure 2).

The timer/event counter can be initialized by


Figure 13. Timer Block Diagram

## HITACHI

writing data into the timer load register. In this case, write the low-order digit first, and then the high-order digit. The timer/event counter is initialized when the high-order digit is written. The timer load register is initialized to $\$ 00$ by the MCU reset.

The counter value of timer $B$ can be obtained by reading the timer/event counter. In this case, read the high-order digit first, and then the low-order digit. The count value of the low-order digit is latched at the time when the high-order digit is read.

Timer A Interrupt Request Flag (IFTA: $\$ 001$ bit 2): The timer A interrupt request flag is set by the timer A overflow output
(table 13).
Timer A Interrupt Mask (IMTA: \$001 bit 3): Timer A interrupt mask prevents an interrupt request generated by the timer $A$ interrupt request flag (table 14).

Timer B Interrupt Request Flag (IFTB: \$002 bit 0): The timer $B$ interrupt request flag is set by the overflow output of timer B (table 15).

Timer B Interrupt Mask (IMTB: \$002 bit 1): The timer B interrupt mask prevents an interrupt request from being generated by the timer B interrupt request flag (table 16).

Table 11. Timer Mode Register A

| TMA2 |  |  |  | TMA1 |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | $\div$ | 2048 |
| 0 | 0 | 1 | $\div$ | 1024 |
| 0 | 1 | 0 | $\div$ | 512 |
| 0 | 1 | 1 | $\div$ | 128 |
| 1 | 0 | 0 | $\div$ | 32 |
| 1 | 0 | 1 | $\div$ | 8 |
| 1 | 1 | 0 | $\div$ | 4 |
| 1 | 1 | 1 | $\div$ | 2 |



Table 13. Timer A Interrupt Request Flag

| Timer A Interrupt <br> Request Flag | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Table 14. Timer A Interrupt Mask
Timer A Interrupt Mask Interrrupt Request

| 0 | Enable |
| :--- | :--- |
| 1 | Disable (Mask) |

Table 15. Timer B Interrupt Request Flag

Timer B Interrupt Request Flag

Interrupt Request
0 No
1 Yes

## Table 16. Timer B Interrupt Mask

Timer B Interrupt Mask Interrupt Request

| 0 | Enable |
| :--- | :--- |
| 1 | Disable (Mask) |


$\mathrm{R4}_{2} / \mathrm{SO}$ pin mode selection
R4 $1_{1} / \mathrm{SI}$ pin mode selection
$R 3_{2} / \overline{\mathrm{NT}_{0}}$ pin mode selection
$\mathrm{R}_{3} / \overline{\mathrm{NT}_{1}}$ pin mode selection


Figure 14. Mode Register Configuration and Function

## Input/Output

The MCU has 36 I/O pins, 12 standard and 24 high voltage. One of three circuit types can be selected by mask option for each standard pin: CMOS, with pull-up MOS, and without pull-up MOS (NMOS open drain). One of two circuit types can be selected for each highvoltage pin: with pull-down MOS and without pull-down MOS (PMOS open drain). Since the pull-down MOS is connected to the internal $\mathrm{V}_{\text {disp }}$ line, $\mathrm{V}_{\text {disp }}$ must be selected for the $\mathrm{RA}_{1} / \mathrm{V}_{\text {disp }}$ pin via mask option when at least one high-voltage pin is selected as with pull-down MOS. See table 17 for I/O pin circuit types.

When every input/output pin is used as an input pin, the mask option and output data must be selected as specified in table 18.

## Output Circuit Operation With Pull-Up MOS Standard Pins: In the standard pin option with pull-up MOS, the circuit shown in figure 15 is used to shorten rise time of output.

When the MCU executes an output instruction, it generates a write pulse to the R port addressed by this instruction. This pulse will switch the PMOS (B) on and shorten the rise time. The write pulse keeps PMOS in the on state for one-eighth of the instruction cycle time. While the write pulse is 0 , a high output level is maintained by the pull-up MOS (C).

When the FLT signal becomes 0 in stop mode, MOS (A) (B) (C) turn off.

D Port: The D port I/O port has 15 discrete I/ O pins, each of which can be addressed independently. It can be set/reset through SED/RED and SEDD/REDD instructions, and can be tested through TD and TDD instructions. See table 17 as for the classification of standard pin, high-voltage pin, and the I/O
pin circuit types.
R Ports: The six R ports in the HMCS424 are composed of $16 \mathrm{I} / \mathrm{O}$ pins, 4 output-only pins, and 1 input-only pin. Data is input through LAR and LBR instructions and output through LRA and LRB instructions. The MCU will not be affected by writing into the inputonly and/or non-existing ports, while invalid data will be read from the output-only and/or non-existing ports.

The $R 3_{2}, R 3_{3}, R 4_{0}, R 4_{1}$, and $R 4_{2}$ pins are multiplexed with the $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}, \mathrm{SCK}, \mathrm{SI}$, and SO pins respectively. See table 17 as for the classification of standard pins, high-voltage pins and selectable circuit types of these I/O pins.

Unused I/O Pins: If unused I/O pins are left floating, the LSI may malfunction because of noise. The I/O pins should be fixed as follows to prevent the malfunction.

High-voltage pins: select without pull-down MOS (PMOS open drain) via mask option and connect to $\mathrm{V}_{\mathrm{CC}}$ on the printed circuit board.

Standard pins: Select without pull-up MOS (NMOS open drain) via mask option and connect to GND on the printed circuit board.
$\mathrm{R} 4_{0} / \overline{\mathrm{SCK}}$ and $\mathrm{R} 4_{2} / \mathrm{SO}$ should be set to $\mathrm{R} 4_{0}$ and $\mathrm{R} 4_{2}$ by serial mode register and port mode register respectively.

## Reset

Bringing the RESET pin high resets the MCU. At power-on, or when cancelling stop mode, the reset must satisfy $t_{R C}$ for the oscillator to stabilize. In all other cases, at least two instructions cycles are required for the MCU to be reset.

Table 19 shows the parts initialized by MCU reset, and the status of each. Table 20 shows how registers recover from stop mode.

## HMCS424C/HMCS424CL/HMCS424AC

Table 17. I/O Pin Circuit Types

|  |  | Without pull-up MOS (NMOS open drain) (A) | With pull-up MOS (B) | CMOS (C) | Applicable pins |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1/0 <br> Common <br> Pins |  |  |  | $\begin{aligned} & D_{0}-D_{3} \\ & R 3_{0}-R 3_{3} \\ & R 4_{0}-R 4_{3} \end{aligned}$ |

Table 17. I/O Pin Circuit Types (Cont)

|  |  | Without pull-down MOS (PMOS open drain) (D) | With pull-down MOS (E) | Applicable pins |
| :---: | :---: | :---: | :---: | :---: |
|  | 1/0 <br> Common Pins |  |  | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{15} \\ & \mathrm{R} 1_{0}-\mathrm{R} 1_{3} \\ & \mathrm{R} 2_{0}-\mathrm{R} 2_{3} \end{aligned}$ |
|  | Output Pins |  |  | $\mathrm{RO}_{0}-\mathrm{RO}_{3}$ |
|  | Input <br> Pins |  |  | $\mathrm{RA}_{1}$ |

Table 17. I/O Pin Circuit Types (Cont)


Note: 1 . In the stop mode, HLT signal is 0 , HLT signal is 1 and $\mathrm{I} / \mathrm{O}$ pins are in high impedance state.
2. If the MCU is interrupted by serial interface in the external clock input mode, the SCK terminal becomes input only.

## HMCS424C/HMCS424CL/HMCS424AC

Table 18. Data Input from Input/Output Common Pins


Figure 15. Output Circuit Operation of Standard Pins With Pull-Up MOS Option

Table 19. Initial Value After MCU Reset

| Items |  | Initial Value by MCU Reset | Contents |
| :---: | :---: | :---: | :---: |
| Program Counter (PC) |  | \$0000 | Execute program from the top ROM address |
| Status (ST) |  | 1 | Enable to branch with conditional branch instructions |
| Stack Pointer (SP) |  | \$3FF | Stack level is 0 |
| I/O Pin <br> Output Register | Standard Pin Without PullUp MOS | 1 | Enable input |
|  | With PullUp MOS | 1 | Enable input |
|  | CMOS | 1 | - |
|  | High Voltage Pin | 0 | Enable input |
|  | With PullDown MOS | 0 | Enable input |
| Interrupt Flag | Interrupt Enable Flag (I/E) | 0 | Inhibit all interrupts |
|  | Interrupt Request Flag (IF) | 0 | No interrupt request |
|  | Interrupt Mask (IM) | 1 | Mask interrupt request |
| Mode Register | Port Mode Register (PMR) | 0000 | See port mode register |
|  | Serial Mode Register (SMR) | 0000 | See serial mode register |
|  | Timer Mode Register A (TMA) | 000 | See timer mode register A |
|  | Timer Mode Register B (TMB) | 0000 | See timer mode register B |
| Timer/Counter | Prescaler | \$000 | - |
|  | Timer/Counter A (TCA) | \$00 | - |
|  | Timer/Event Counter B (TCB) | \$00 | - |
|  | Timer Load Register (TLR) | \$00 | - |
|  | Octal Counter | 000 | - |

## HMCS424C/HMCS424CL/HMCS424AC

Table 20. Initial Value after Stop Reset

| Item |  | After Recovering from Stop Mode by MCU Reset | After MCU Reset (Non-Stop Mode) |
| :---: | :---: | :---: | :---: |
| Carry | (CA) | The contents of the items before MCU reset are not retained. It is necessary to initialize them by software. |  |
| Accumulator | (A) |  |  |
| B Register | (B) |  |  |
| W Register | (W) |  |  |
| X/SPX Registers | (X/SPX) |  |  |
| Y/SPY Registers | (Y/SPY) |  |  |
| Serial Data Register | (SR) |  |  |
| RAM |  | The contents of RAM before MCU reset (just before STOP instruction) are retained. | The contents of the items before MCU reset are not retained. It is necessary to initialize them by software. |

## Internal Oscillator Circuit

Figure 16 outlines the internal oscillator circuit. Through mask option, either crystal oscillator or ceramic filter oscillator can be selected as the oscillator type. Refer to table 22 for selection of the type. In addition, see
figure 17 for the layout of the crystal or ceramic filter. In all cases, external clock operation is available. Two divide ratios, $1 / 8$, and $1 / 4$, are selectable via mask option (table 21).


Figure 16. Internal Oscillator Circuit

Table 21. Internal Oscillation Circuit Mask Option

|  |  | HMCS <br> 424C | HMCS <br> 424CL | HMCS <br> 424AC |
| :--- | :--- | :--- | :--- | :--- |
| Divider | $1 / 8$ | $\bigcirc$ | $\bigcirc$ | - |
|  | $1 / 4$ | $\bigcirc$ | - | $\bigcirc$ |
| Oscillator | Crystal | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | Ceramic | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |



Figure 17. Layout of Crystal and Ceramic Filter

Table 22. Examples of Oscillator Circuits

|  | Circuit Configuration | Circuit Constants |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | HMCS424C | HMCS424CL | HMCS424AC |
| External Clock Operation | Oscillator |  |  |  |
| Ceramic Filter Oscillator |  | Ceramic filter <br> CSA 4.00MG <br> CSA 2.000MK <br> (Murata) <br> $R_{f}: 1 M \Omega \pm 20 \%$ <br> $\mathrm{C}_{1}: 30 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%$ | Ceramic filter <br> CSA 2.000MK <br> (Murata) <br> $\mathrm{R}_{\mathrm{f}}: 1 \mathrm{M} \Omega \pm 20 \%$ <br> $C_{1}: 30 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%$ | Ceramic filter CSA4.00MG (Murata) <br> $R_{f}: 1 M \Omega \pm 20 \%$ <br> $C_{1}: 30 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%$ |
| Crystal Oscillator |  | $R_{f}: 1 \mathrm{M} \Omega \pm 20 \%$ <br> $\mathrm{C}_{1}: 10-22 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}$ : $10-22 \mathrm{pF} \pm 20 \%$ <br> Crystal: equivalent to circuit shown <br> $\mathrm{C}_{0}: 7 \mathrm{pF}$ max. <br> $\mathrm{R}_{\mathrm{s}}: 100 \Omega$ max. <br> $\mathrm{f}: 1.0-4.5 \mathrm{MHz}$ |  | $R_{f}: 1 \mathrm{M} \Omega \pm 20 \%$ <br> $\mathrm{C}_{1}: 10-22 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 10-22 \mathrm{pF} \pm 20 \%$ <br> Crystal: equivalent to circuit shown <br> $\mathrm{C}_{0}$ : 7 pF max. <br> $\mathrm{R}_{\mathrm{s}}$ : $100 \Omega$ max. <br> $\mathrm{f}: 1.0-4.5 \mathrm{MHz}$ |
|  |  |  | $\mathrm{R}_{\mathrm{f}}: 2 \mathrm{M} \Omega \pm 20 \%$ <br> $\mathrm{C}_{1}: 10-22 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 10-22 \mathrm{pF} \pm 20 \%$ <br> Crystal: equivalent to circuit shown <br> $\mathrm{C}_{\mathrm{o}}$ : 7 pF max. <br> $\mathrm{R}_{\mathrm{s}}$ : $100 \Omega$ max. <br> f: $1.0-2.25 \mathrm{MHz}$ |  |

Notes: 1. On the crystal and ceramic filter resonator, the upper circuit parameters are recommended by the crystal or ceramic filter maker. The circuit parameters are changed by crystal, ceramic filter resonator, and the floating capacitance in designing the board. In employing the resonator, please consult with the engineers of the crystal or ceramic filter maker to determine the circuit parameter.
2. Wiring between $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$, and elements should be as short as possible, and never cross the other wires. Refer to the layout of crystal and ceramic filter (figure 17).

## Operating Modes

## Low Power Dissipation Mode

The MCU has two low power dissipation modes, standby mode and stop mode (table 23). Figure 18 is a mode transition diagram for these modes.

Standby Mode: Executing an SBY instruc-
tion puts the MCU into standby mode. In standby mode, the oscillator circuit is active and interrupts and timer/counter working. On the other hand, the CPU stops since the clock related to the instruction execution stops. Registers, RAM, and I/O pins retain the states they were in just before the MCU went into standby mode.

Table 23. Low Power Dissipation Mode Function

| Low Power <br> Dissipation <br> Mode | Instruction | Oscillator <br> Circuit | Instruction <br> Execution | Register, <br> Flag | Interrupt Function | RAM | Input/ <br> Output Pin | Counter, <br> Serial <br> Interface | Recovery <br> Method |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Standby mode | SBY <br> instruction | Active | Stop | Retained | Active | Retained | Retained <br> (Note 3) | Active | RESET <br> input, <br> interrupt request |
| Stop mode | STOP <br> instruction | Stop | Stop | RESET <br> (Note 1) | Stop | Retained | High impedance (Note 2) | Stop | RESET <br> input |

Notes: 1. The MCU recovers from STOP mode by RESET input. Refer to table 19 for the contents of the flags and registers.
2. A high-voltage pin with a pull-down MOS is tied to the $V_{\text {disp }}$ power supply through the pull-down MOS. As the pull-down MOS stays on, a pull-down current flows when a difference between the pin voltage and the $V_{\text {disp }}$ voltage exists. This is in addition to the current dissipation in stop mode ( $\mathrm{I}_{\text {stop }}$ ).
3. As an I/O circuit is active, an I/O current may flow, depending on the state of $1 / O$ pin in standby mode. This is in addition to the current dissipation in standby mode.


Figure 18. MCU Operation Mode Transition

## HMCS424C/HMCS424CL/HMCS424AC

Standby mode may be cancelled by inputting RESET or by asserting an interrupt request. In the former case the MCU is reset. If the interrupt enable flag is 1 at this time, the interrupt is executed, while if it is 0 , the interrupt request is put on hold and normal instruction execution continues. In the later case, the MCU becomes active and executes the next instruction following the SBY instruction.

Figure 19 shows the flowchart of the standby mode.

Stop Mode: Executing a STOP instruction brings the MCU into stop mode, in which the oscillator circuit and every function of the MCU stop.

Stop mode may be cancelled by resetting the MCU. At this time, as shown in figure 20, reset input must be applied at least to $t_{\text {RC }}$ for oscillation to stabilize. (Refer to AC Characteristics table.) After stop mode is cancelled, RAM retains the state it was in just before the MCU went into stop mode, but the accumulator, B register, W register, Y/SPY registers, and carry may not retain their contents.


Figure 19. MCU Operating Flowchart in Standby Mode

## RAM Addressing Mode

As shown in figure 21, the MCU has three RAM addressing modes: register indirect addressing, direct addressing, and memory register addressing.

Register Indirect Addressing: The W register, X register, and $Y$ register contents (10 bits) are used as the RAM address.

Direct Addressing: A direct addressing instruction consists of two words, with the word (10 bits) following the opcode used as the RAM address.

Memory Register Addressing: The memory register ( 16 digits from $\$ 020$ to $\$ 02 F$ ) is accessed by executing the LAMR and XMRA instructions.

## ROM Addressing Mode and $P$ Instructions

The MCU has four ROM addressing modes, as shown in figure 22.

Direct Addressing Mode: The program can branch to any address in the ROM memory space by executing a JMPL, BRL, or CALL instruction. These instructions replace the 14 program counter bits $\left(\mathrm{PC}_{13}\right.$ to $\left.\mathrm{PC}_{0}\right)$ with 14 -bit immediate data.

Current Page Addressing Mode: The ROM memory space is divided into pages, with 256 words in each page. Page zero begins at address $\$ 0000$. By executing a BR instruction, the program can branch to an address in the current page. This instruction replaces the low-order eight bits of the program counter ( $\mathrm{PC}_{7}$ to $\mathrm{PC}_{0}$ ) with the 8 -bit immediate data.

When $B R$ is on a page boundary $(256 n+255)$ (figure 23), executing a BR instruction transfers the PC contents to the next page according to the hardware architecture. Consequently, the program branches to the next page when the $B R$ is used on a page boundary. The HMCS400 series cross macro assembler has an automatic paging facility for ROM pages.

Zero Page Addressing Mode: By executing a CAL instruction, the program can branch to the zero page subroutine area. which is located at \$0000-\$003F. When a CAL instruction is executed, 6-bits of immediate data are placed in the low-order six bits of the program counter ( $\mathrm{PC}_{5}$ to $\mathrm{PC}_{0}$ ) and 0 s are placed in the high-order eight bits $\left(\mathrm{PC}_{13}\right.$ to $\mathrm{PC}_{6}$ ).

Table Data Addressing: By executing a TBR instruction, the program can branch to the address determined by the contents of the 4 -bit immediate data, accumulator, and B register.

P Instruction: ROM data addressed by table data addressing can be referred to by a $P$ instruction (figure 24). When bit 8 in the ROM data is 1,8 bits of ROM data are written into the accumulator and $B$ register. When bit 9 is 1,8 bits of ROM data are written irto the R1 and R2 port output register. When both bits 8 and 9 are 1, ROM data are written into the accumulator and B register and also to the R1 and R2 port output register at the same time.

The $P$ instruction has no effect on the program counter.


Figure 20. Timing Chart of Recovering from Stop Mode


Register Indirect Addressing


Direct Addressing


Memory Register Addressing

Figure 21. RAM Addressing Mode
(JMPL)
(BRL)
(CALL)


Current Page Addressing


Zero Page Addressing


Table Data Addressing

Figure 22. ROM Addressing Mode


Figure 23. BR Instruction Branch Destination on Page Boundary


Address Designation


Pattern

Figure 24. P Instruction

## Instruction Set

The HMCS424C/CL/AC provide 99 instructions which are classified into 10 groups as follows:

1. Immediate instruction
2. Register-to-register instruction
3. RAM address instruction
4. RAM register instruction
5. Arithmetic instruction
6. Compare instruction
7. RAM bit manipulation instruction
8. ROM address instruction
9. Input/output instruction
10. Control instruction

Tables 24-33 list their functions, and table 34 is an opcode map.

Table 24. Immediate Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Immediate | LAI i |  | $i \rightarrow A$ |  | 1/1 |
| Load B from Immediate | LBI i | $100000000013 i_{2} i_{1} i_{0}$ | $i \rightarrow B$ |  | 1/1 |
| Load Memory from Immediate | LMID i,d | $\begin{array}{cccccccccc} 0 & 1 & 1 & 0 & 1 & 0 & i_{3} & i_{2} & i_{1} & i_{0} \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ | $i \rightarrow M$ |  | 2/2 |
| Load Memory from Immediate, Increment $Y$ | LMIIY i |  | $i \rightarrow M, Y+1 \rightarrow Y$ | NZ | 1/1 |

Table 25. Register-to-Register Instructions


Table 26. RAM Address Instructions

| Operation <br> Load $W$ from Immediate | Mnemonic <br> LWI i | Operation Code |  |  |  |  |  |  |  |  |  | Function | Status | Words/ Cycles <br> $1 / 1$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 0 | 1 | 1 | 1 | 1 | 0 | 0 |  | io | $i \cdots w$ |  |  |
| Load X from Immediate | LXI i | 1 | 0 | 0 | 0 | 1 | 0 | $i_{3}$ | $i_{2}$ |  | io | $i \rightarrow x$ |  | 1/1 |
| Load $Y$ from Immediate | LYI i | 1 | 0 | 0 | 0 | 0 | 1 | $i_{3}$ | $\mathrm{i}_{2}$ |  | io | $i \rightarrow Y$ |  | 1/1 |
| Load X from A | LXA | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | $A \rightarrow X$ |  | 1/1 |
| Load $Y$ from $A$ | LYA | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | $A \cdots Y$ |  | 1/1 |
| Increment $Y$ | IY | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | $Y+1 \rightarrow Y$ | NZ | 1/1 |
| Decrement $Y$ | DY | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | $Y-1 \rightarrow Y$ | NB | 1/1 |
| Add $A$ to $Y$ | AYY | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | $Y+A \rightarrow Y$ | OVF | 1/1 |
| Subtract A from $Y$ | SYY | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | $Y-A \rightarrow Y$ | NB | 1/1 |
| Exchange $X$ and SPX | XSPX | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $X-S P X$ |  | 1/1 |
| Exchange $Y$ and SPY | XSPY | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $Y \rightarrow$ SPY |  | 1/1 |
| Exchange $X$ and SPX, $Y$ and SPY | XSPXY | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | $X \mapsto S P X, Y \mapsto S P Y$ |  | 1/1 |

Table 27. RAM Register Instructions


Note: $(X Y)$ and $(X)$ have the following meaning:
(1) The instructions with (XY) have 4 mnemonics and 4 object codes for each (example of LAM (XY) is given, below).

| Mnemonic | $\mathbf{y}$ | $\mathbf{x}$ | Function |
| :--- | :--- | :--- | :--- |
| LAM | 0 | 0 |  |
| LAMX | 0 | 1 | $\mathrm{X} \mapsto \mathrm{SPX}$ |
| LAMY | 1 | 0 | $\mathrm{Y} \mapsto$ SPY |
| LAMXY | 1 | 1 | $\mathrm{X} \mapsto \mathrm{SPX}, \mathrm{Y} \mapsto S P Y$ |

(2) The instructions with $(X)$ have 2 mnemonics and 2 object codes for each (example of $\operatorname{LMAIY}(\mathrm{X})$ is given below).

| Mnemonic | $\mathbf{x}$ | Function |
| :--- | :--- | :--- |
| LMAIY | 0 |  |
| LMAIYX | 1 | $X-$ SPX |

## HMCS424C/HMCS424CL/HMCS424AC

Table 28. Arithmetic Instructions


Note: $\cap$ : Logical AND
$u$ : Logical OR
$\oplus$ : Exclusive OR

## HITACHI

## HMCS424C/HMCS424CL/HMCS424AC

Table 29. Compare Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Immediate Not Equal to Memory | INEM |  | $i \neq M$ | NZ | 1/1 |
| Immediate Not Equal to Memory | INEMD i,d | $\begin{array}{cccccccccc} 0 & 1 & 0 & 0 & 1 & 0 & i_{3} & i_{2} & i_{1} & i_{0} \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ | $i \neq M$ | NZ | 2/2 |
| A Not Equal to Memory | ANEM | $\begin{array}{llllllllll}0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ | $A \neq M$ | NZ | 1/1 |
| A Not Equal to Memory | AMEMD d | $\begin{array}{cccccccccc} 0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ | $A \neq M$ | NZ | 2/2 |
| B Not Equal to Memory | BNEM | 00001000000 | $B \neq M$ | NZ | 1/1 |
| Y Not Equal to Immediate | YNEI i |  | $Y \neq i$ | NZ | 1/1 |
| Immediate Less or Equal to Memory | ILEM i |  | $i \leqq M$ | NB | 1/1 |
| Immediate Less or Equal to Memory | ILEMD i, d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $\mathrm{i} \leqq \mathrm{M}$ | NB | 2/2 |
| A Less or Equal to Memory | ALEM | 00000000100100 | $A \leqq M$ | NB | 1/1 |
| A Less or Equal to Memory | ALEMD d | $\begin{array}{cccccccccc} 0 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ | $A \leqq M$ | NB | 2/2 |
| B Less or Equal to Memory | BLEM | $\begin{array}{llllllllll}0 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ | $B \leq M$ | NB | 1/1 |
| A Less or Equal to Immediate | ALEI i |  | $A \leqq i$ | NB | 1/1 |

Table 30. RAM Bit Manipulation Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set Memory Bit | SEM $n$ |  | $1 \rightarrow M(n)$ |  | 1/1 |
| Set Memory Bit | SEMD n,d | $\begin{array}{cccccccccc} 0 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & n_{1} & n_{0} \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ | $1 \rightarrow M(n)$ |  | 2/2 |
| Reset Memory Bit | REM $n$ | $0001100000100 n$ | $0 \rightarrow M(n)$ |  | 1/1 |
| Reset Memory Bit | REMD n,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $0 \rightarrow M(n)$ |  | 2/2 |
| Test Memory Bit | TM $n$ |  |  | $M(n)$ | 1/1 |
| Test Memory Bit | TMD n,d | $\begin{array}{cccccccccc} 0 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & n_{1} & n_{0} \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ |  | $M(n)$ | 2/2 |

Table 31. ROM Address Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Branch on Status 1 | BR b | $11 b_{7} b_{6} b_{5} b_{4} b_{3} b_{2} b_{1} b_{0}$ |  | 1 | 1/1 |
| Long Branch on Status 1 | BRL u | $\begin{array}{cccccccc} 0 & 1 & 0 & 1 & 1 & 1 & p_{3} & p_{2} \end{array} p_{1} p_{0}$ |  | 1 | 2/2 |
| Long Jump Unconditionally | JMPL u | $\begin{array}{ccccccccc} 0 & 1 & 0 & 1 & 0 & 1 & p_{3} & p_{2} & p_{1} \end{array} p_{0}$ |  |  | 2/2 |
| Subroutine Jump on Status 1 | CAL a | $01181 a_{5} a_{4} a_{3} a_{2} a_{1} a_{0}$ |  | 1 | 1/2 |
| Long Subroutine Jump on Status 1 | CALL u |  |  | 1 | 2/2 |
| Table Branch | TBR p | $00100111 p_{3} p_{2} p_{1} p_{0}$ |  |  | 1/1 |
| Return from Subroutine | RTN | 000000100000 |  |  | 1/3 |
| Return from Interrupt | RTNI | 000000100001 | $1 \rightarrow 1 / E$ <br> CA Restore | ST | 1/3 |

Table 32. Input/Output Instructions


Table 33. Control Instructions

| Words/ <br> Cycles |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Operation | Mnemonic | Operation Code |  | Function | Status | $1 / 1$ |  |  |  |  |  |  |  |
| Start Serial | NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $1 / 1$ |  |
| Standby Mode | STS | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | $1 / 1$ |  |
| Stop Mode | SBY | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |  | $1 / 1$ |

Table 34. Opcode Map


## HMCS424C/HMCS424CL/HMCS424AC

## Absolute Maximum Ratings

| Item | Symbol | Value | Unit | Note |
| :--- | :--- | :--- | :--- | :--- |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 | V |  |
| Terminal Voltage | $\mathrm{V}_{\mathrm{T}}$ | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | 3 |
|  |  | $\mathrm{~V}_{\mathrm{CC}}-45$ to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | 4 |
| Total Allowance of Input Current | $\Sigma \mathrm{I}_{\mathrm{O}}$ | 25 | mA | 5 |
| Maximum Input Current | $\mathrm{I}_{\mathrm{O}}$ | 15 | mA | 7,8 |
| Maximum Output Current | $-\mathrm{I}_{\mathrm{O}}$ | 4 | $(2)$ | mA |
|  |  | 6 | $(3)$ | mA |
| Total Allowance of Output Current | $-\Sigma \mathrm{I}_{\mathrm{O}}$ | 85 | mA | $9,11,13$ |
| Operating Temperature | $\mathrm{T}_{\text {opr }}$ | -20 to +75 | mA | 6,13 |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

Notes: 1. Permanent damage may occur if Absolute Maximum Ratings are exceeded. Normal operation should be under the conditions of Electrical Characteristics. If these conditions are exceeded, it may cause a malfunction or affect the reliability of LSI.
2. All voltages are with respect to GND.
3. Standard pins.
4. High-voltage pins.
5. Total allowance of input current is the total sum of input currents which flow in from all I/ O pins to GND simultaneously.
6. Total allowance of output current is the total sum of the output currents which flow out from $V_{\mathrm{cc}}$ to all $\mathrm{I} / \mathrm{O}$ pins simultaneously.
7. Maximum input current is the maximum amount of input current from each I/O pin to GND.
8. $D_{0}-D_{3}, R 3$ and R4.
9. Maximum output current is the maximum amount of output current from $V_{c c}$ to each $1 / 0$ pin.
10. $D_{0}-D_{3}, R 3$ and R4.
11. RO-R2.
12. $\mathrm{D}_{4}-\mathrm{D}_{14}$.
13. $-\Sigma l_{0}=100 \mathrm{~mA}$ if $-\mathrm{l}_{0}$ is equal to or less than $2 \mathrm{~mA}, 3 \mathrm{~mA}$, or 15 mA .

## Electrical Characteristics

## DC Characteristics

$$
\begin{aligned}
& \text { (GND }=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C}, \\
& \text { HMCS424C: } \mathrm{V}_{\mathrm{CC}}=3.5 \mathrm{~V} \text { to } 6 \mathrm{~V}, \\
& \text { HMCS424CL: } \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \text { to } 6 \mathrm{~V} \\
& \text { HMCS424AC: } \mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V} \text { to } 6 \mathrm{~V} \text { ) }
\end{aligned}
$$

| Item | Symbol | Pin | Min | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & \mathrm{RESET}, \overline{\mathrm{SCK}}, \\ & \mathrm{RB}_{2} / \mathrm{INT}_{0}, \\ & \mathrm{RB}_{3} / \mathrm{INT}_{1} \end{aligned}$ | 0.8 V CC | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |  |
|  |  | SI | $0.7 \mathrm{~V}_{\mathrm{Cc}}$ | $v_{C C}+0.3$ | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | $\mathrm{V}_{\mathrm{CC}}-0.5$ | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | HMCS424C/AC |  |
|  |  |  | $V_{C C}-0.3$ | $V_{C C}+0.3$ | V | HMCS424CL |  |
| Input Low Voltage | $V_{\text {IL }}$ | $\begin{aligned} & \text { RESET, } \overline{\mathrm{SCK}}, \\ & \mathrm{RB}_{2} / \mathrm{INT}_{0}, \\ & \mathrm{R}_{3} / \mathrm{INT}_{1} \end{aligned}$ | -0.3 | 0.2 VCC | V |  |  |
|  |  | SI | -0.3 | 0.3 V cc | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | -0.3 | 0.5 | V | HMCS424C/AC |  |
|  |  |  | -0.3 | 0.3 | V | HMCS424CL |  |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \overline{S C K}, \\ & \text { SO } \end{aligned}$ | $\mathrm{V}_{C C}-1.0$ |  | V | HMCS424C/AC; $-\mathrm{I}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ |  |
|  |  |  | $V_{C C}-0.5$ |  | V | HMCS424C/AC; <br> $-\mathrm{I}_{\mathrm{OH}}=0.5 \mathrm{~mA}$ <br> HMCS424CL; <br> $-\mathrm{I}_{\mathrm{OH}}=0.3 \mathrm{~mA}$ |  |
| Output Low Voltage | $V_{\text {OL }}$ | $\begin{aligned} & \overline{\mathrm{SCK}}, \\ & \mathrm{SO} \end{aligned}$ |  | 0.4 | v | $\begin{aligned} & \mathrm{HMCS} 424 \mathrm{C} / \mathrm{AC} ; \\ & \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA} \\ & \mathrm{HMCS} 424 \mathrm{CL} ; \\ & \mathrm{I}_{\mathrm{OL}}=0.4 \mathrm{~mA} \end{aligned}$ |  |
| Input/Output <br> Leakage <br> Current | 1112 | $\begin{aligned} & \mathrm{RESET}, \overline{\mathrm{SCK}},^{\mathrm{R}_{2} / \mathrm{INT}_{0},} \\ & \mathrm{R3}_{3} / \mathrm{INT}_{1}, \\ & \mathrm{SI}, \mathrm{SO}^{2} \\ & \mathrm{OSC}_{1} \end{aligned}$ |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | 1 |
| Current <br> Dissipation in Active Mode | ${ }^{\text {c }}$ c | $\mathrm{V}_{\mathrm{cc}}$ |  | 2 | mA | $\begin{aligned} & \mathrm{HMCS} 424 \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz}, \div 8, \text { or } \\ & \mathrm{f}_{\mathrm{osc}}=2 \mathrm{MHz} \div 4 \end{aligned}$ |  |
|  |  |  |  | 0.7 | mA | $\begin{aligned} & \mathrm{HMCS} 424 \mathrm{CL} ; \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osC}}=2 \mathrm{MHz} \div 8 \end{aligned}$ |  |
|  |  |  |  | 3.2 | mA | $\begin{aligned} & \mathrm{HMCS} 424 \mathrm{AC} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz}, \div 4 \end{aligned}$ |  |


| Item | Symbol | Pin | Min | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current <br> Dissipation in Standby Mode | $\mathrm{I}_{\text {SBY }}$ | $\mathrm{V}_{\mathrm{CC}}$ |  | 1.2 | mA | $\begin{aligned} & \text { HMCS424C; } \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz}, \div 8, \text { or } \\ & \mathrm{f}_{\mathrm{osc}}=2 \mathrm{MHz} \div 4 \end{aligned}$ | 3,5 |
|  |  |  |  | 0.5 | mA | $\begin{aligned} & \mathrm{HMCS} 424 \mathrm{CL} ; \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=2 \mathrm{MHz}, \div 8 \end{aligned}$ | 3,5 |
|  |  |  |  | 1.7 | mA | $\begin{aligned} & \mathrm{HMCS} 424 \mathrm{AC} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz}, \div 4 \end{aligned}$ | 3,5 |
| Current Dissipation in Stop Mode | $\mathrm{I}_{\text {stop }}$ | $\mathrm{V}_{\mathrm{CC}}$ |  | 10 | $\mu \mathrm{A}$ | HMCS424C/AC; <br> $\mathrm{V}_{\text {in }}(\overline{T T E S T})=\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}$ to <br> $\mathrm{V}_{\mathrm{CC}} ; \mathrm{V}_{\text {in }}($ RESET $)=0 \mathrm{~V}$ <br> to 0.3 V <br> HMCS424CL; <br> $V_{\text {in }}(\overline{T E S T})=V_{C C}-0.3 \mathrm{~V}$ to <br> $\mathrm{V}_{\mathrm{CC}} ; \mathrm{V}_{\text {in }}($ RESET $)=0 \mathrm{~V}$ <br> to 0.2 V | 4 |
| Stop Mode Retain Voltage | $\mathrm{V}_{\text {stop }}$ | $\mathrm{V}_{\mathrm{CC}}$ | 2 |  | V |  |  |

Notes: 1. Excluding pull-up MOS current and output buffer current.
2. The MCU is in the reset state. Input/output current does not flow.

- MCU in reset state, operation mode
- RESET, TEST: VCC
- $\mathrm{D}_{0}-\mathrm{D}_{3}, \mathrm{R} 3, \mathrm{R} 4$ : Vcc
- $\mathrm{D}_{4}-\mathrm{D}_{14}, \mathrm{RO}-\mathrm{R} 2, \mathrm{RA}_{1}: \mathrm{V}_{\text {disp }}$

3. The timer/counter operates with the fastest clock. Input/output current does not flow.

- MCU in standby mode
- Input/output in reset state
- Serial interface: Stop
- RESET: GND
- TEST: V Cc
- $\mathrm{D}_{0}-\mathrm{D}_{3}, \mathrm{R} 3, \mathrm{R} 4$ : $\mathrm{V}_{\mathrm{Cc}}$
- $\mathrm{D}_{4}-\mathrm{D}_{14}, \mathrm{RO}-\mathrm{R} 2, \mathrm{RA}_{1}: \mathrm{V}_{\text {disp }}$

4. Excluding pull-down MOS current.
5. When $\mathrm{f}_{\text {osc }}=\times \mathrm{MHz}$, estimate the current dissipation as follows: HMCS424C/AC; Max value @ $x \mathrm{MHz}=x / 4 \times(\max$ value @ 4 MHz ) HMCS424CL; Max value @ $x \mathrm{MHz}=x / 2 \times(\max$ value @ 2 MHz )

## Input/Output Characteristics for Standard Pins

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & D_{0}-D_{3}, \\ & R 3, R 4 \end{aligned}$ | $0.7 \mathrm{~V}_{\text {cc }}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |  |
| Input Low Voltage | $V_{\text {IL }}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3} \\ & \mathrm{R} 3, \mathrm{R} 4, \end{aligned}$ | -0.3 |  | $0.3 \mathrm{~V}_{C C}$ | v |  |  |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & D_{0}-D_{3}, \\ & \text { R3, R4 } \end{aligned}$ | $V_{\text {CC }}-1.0$ |  |  | v | HMCS424C/AC; <br> $-\mathrm{I}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ | 1 |
|  |  | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3, \mathrm{R} 4 \end{aligned}$ | $V_{C C}-0.5$ |  |  | v | $\begin{aligned} & \text { HMCS424C/AC; } \\ & -\mathrm{I}_{\mathrm{OH}}=0.5 \mathrm{~mA} \\ & \text { HMCS } 424 \mathrm{CL} ;-\mathrm{I}_{\mathrm{OH}}=0.3 \mathrm{~mA} \end{aligned}$ | 1 |
| Output Low Voltage | VoL | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3, \mathrm{R} 4 \end{aligned}$ |  |  | 0.4 | V | $\begin{aligned} & \mathrm{HMCS} 424 \mathrm{C} / \mathrm{AC} ; \mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA} \\ & \text { HMCS424CL; } \mathrm{IOL}^{2}=0.4 \mathrm{~mA} \end{aligned}$ |  |
| Input/Output Leakage Current | \| 11 | $\begin{aligned} & \mathrm{D}_{\mathrm{O}}-\mathrm{D}_{3}, \\ & \mathrm{R} 3, \mathrm{R} 4 \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{Cc}}$ | 2 |
| Pull-Up MOS Current | $-l_{p}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3, \mathrm{R} 4 \end{aligned}$ | 30 | 60 | 150 | $\mu \mathrm{A}$ | $V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\text {in }}=0 \mathrm{~V}$ | 3 |
|  |  | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3, \mathrm{R} 4 \end{aligned}$ | 3 | 15 | 50 | $\mu \mathrm{A}$ | HMCS424CL only; $V_{C C}=3 \mathrm{~V}, V_{\text {in }}=0 \mathrm{~V}$ | 3 |

Notes: 1. 1/O pins with CMOS output selected by mask option.
2. Pull-up MOS current and output buffer current are excluded.
3. I/O pins with pull-up MOS selected by mask option.

## Input/Output Characteristics for High-Voltage Pins

```
(GND = 0 V, V Visp = Vcc - 40 V to Vcc, }\mp@subsup{\textrm{T}}{\textrm{a}}{}=-2\mp@subsup{0}{}{\circ}\textrm{C}\mathrm{ to + 75 % C,
HMCS424C: V
HMCS424CL: VCC =2.5 V to 6 V,
HMCS424AC: Vcc = 4.5 V to 6 V)
```

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{1 \mathrm{H}}$ | $D_{4}-D_{14}$ <br> R1, R2, $\mathrm{RA}_{1}$ | $0.7 \mathrm{~V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\text {cc }}+0.3$ | V |  |  |
| Input Low Voltage | VIL | $\mathrm{D}_{4}-\mathrm{D}_{14}$, R1, R2, $R_{1}$ | $V_{C C}-40$ |  | $0.3 \mathrm{~V}_{\mathrm{CC}}$ | V |  |  |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{D}_{4}$ - $\mathrm{D}_{14}$ | $V_{C C}-3.0$ |  |  | V | - $\mathrm{IOH}_{\mathrm{OH}}=15 \mathrm{~mA}$, <br> HMCS $424 \mathrm{C} / \mathrm{CL}$; <br> $V_{C C}=5 \mathrm{~V} \pm 20 \%$ <br> HMCS 424 AC ; <br> $\mathrm{cc}=4.5 \mathrm{~V}$ to 6.0 V |  |
|  |  |  | $V_{C C}-2.0$ |  |  | V | - $\mathrm{I}_{\mathrm{OH}}=10 \mathrm{~mA}$, <br> HMCS $424 \mathrm{C} / \mathrm{CL}$; <br> $V_{C C}=5 \mathrm{~V} \pm 20 \%$ <br> HMCS 424 AC ; <br> $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 6.0 V |  |
|  |  |  | $V_{C C}-1.0$ |  |  | v | HMCS424C/AC; <br> $-\mathrm{I}_{\mathrm{OH}}=4 \mathrm{~mA}$ <br> HMCS424CL; <br> $-\mathrm{I}_{\mathrm{OH}}=2.5 \mathrm{~mA}$ |  |
|  |  | R0-R2 | $\mathrm{V}_{\text {CC }}-3.0$ |  |  | v | $-\mathrm{I}_{\mathrm{OH}}=3 \mathrm{~mA}$, <br> HMCS $424 \mathrm{C} / \mathrm{CL}$; <br> $V_{C C}=5 \mathrm{~V} \pm 20 \%$ <br> HMCS 424 AC ; <br> $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 6.0 V |  |
|  |  |  | $V_{C C}-2.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}$, <br> HMCS $424 \mathrm{C} / \mathrm{CL}$; <br> $V_{C C}=5 \mathrm{~V} \pm 20 \%$ <br> HMCS 424 AC; <br> $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 6.0 V |  |
|  |  |  | $V_{C C}-1.0$ |  |  | V | HMCS424C/AC; <br> $-\mathrm{I}_{\mathrm{OH}}=0.8 \mathrm{~mA}$ <br> HMCS424CL; <br> $-\mathrm{I}_{\mathrm{OH}}=0.5 \mathrm{~mA}$ |  |
| Output Low Voltage | VoL | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{14}, \\ & \mathrm{RO} \mathrm{R} 2 \end{aligned}$ |  |  | $V_{C C}-37$ | V | $\mathrm{V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ | 1 |
|  |  | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{14}, \\ & \mathrm{RO}-\mathrm{R} 2 \end{aligned}$ |  |  | $\mathrm{V}_{\mathrm{CC}}-37$ | V | $150 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ | 2 |
| Input/Output Leakage Current | 1 l | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{14}, \\ & \mathrm{RO}-\mathrm{R} 2, \\ & \mathrm{RA}_{1}, \end{aligned}$ |  |  | 20 | $\mu \mathrm{A}$ | $V_{\text {in }}=V_{C C}-40 \mathrm{~V}$ to $V_{C C}$ | 3 |
| Pull-Down MOS Current | $\mathrm{I}_{\mathrm{d}}$ | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{14}, \\ & \mathrm{RO}-\mathrm{R} 2, \\ & \mathrm{RA}_{1} \end{aligned}$ | 125 | 250 | 600 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {disp }}=V_{C C}-35 \mathrm{~V}, \\ & V_{\text {in }}=V_{C C} \end{aligned}$ | 4 |

Notes: 1. I/O pins with pull-down MOS selected by mask option.
2. I/O pins without pull-down MOS (PMOS open drain) selected by mask option.
3. Pull-down MOS current and output buffer current are excluded.
4. I/O pins with pull-down MOS selected by mask option.

## AC Characteristics

(GND $=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}, \mathrm{T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$,
HMCS424C: $V_{C C}=3.5 \mathrm{~V}$ to 6 V ,
HMCS424CL: $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ to 6 V ,
HMCS424AC: $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 6 V )

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test <br> Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Oscillation Frequency | $f_{\text {Osc }}$ | OSC $_{1}, \mathrm{OSC}_{2}$ | 0.4 | 4 | 4.5 | MHz | HMCS424C; <br> divide by 8 |

## AC Characteristics (Cont)

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| External Clock Rise Time | ${ }^{\text {t }} \mathrm{CPr}$ | $\mathrm{OSC}_{1}$ |  |  | 20 | ns |  | 2 |
| External Clock Fall Time | ${ }^{\text {t }}$ PPf | $\mathrm{OSC}_{1}$ |  |  | 20 | ns |  | 2 |
| $\overline{\text { INT }}_{0}$ High Level Width | $\mathrm{t}_{1 \mathrm{OH}}$ | $\overline{\mathrm{INT}}_{0}$ | 2 |  |  | ${ }^{\text {cyc }}$ |  | 3 |
| $\overline{\text { INT }}_{0}$ Low Level Width | $\mathrm{t}_{10 \mathrm{~L}}$ | $\overline{\mathrm{INT}}_{0}$ | 2 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 3 |
| $\overline{\mathrm{NT}}_{1}$ High Level Width | $\mathrm{t}_{11 \mathrm{H}}$ | $\overline{\mathrm{INT}}_{1}$ | 2 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 3 |
| $\overline{\text { INT }}_{1}$ Low Level Width | $t_{11}$ | $\overline{\mathrm{INT}}_{1}$ | 2 |  |  | ${ }_{\text {cyc }}$ |  | 3 |
| RESET High Level Width | $\mathrm{t}_{\text {RSTH }}$ | RESET | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 4 |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ | All pins |  |  | 15 | pF | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{in}}=0 \mathrm{~V} \end{aligned}$ |  |
| RESET Fall Time | $t_{\text {RSTf }}$ |  |  |  | 20 | ms | HMCS424C/AC | 4 |
|  |  |  |  |  | 15 | ms | HMCS424CL | 4 |

Notes: 1. Oscillator stabilization time is the time until the oscillator stabilizes after $V_{c c}$ reaches its minimum allowable voltage (HMCS424C:3.5 V, HMCS424CL; 2.5 V , HMCS424AC; 4.5 V ) after power-on, or after RESET goes high. At power-on or stop mode release, RESET must be kept high for at least $t_{R C}$. Since $t_{R C}$ depends on the crystal or ceramic filter's circuit constant and stray capacitance, please get the manufacturer's advice when designing the RESET circuit.
2. See figure 25.
3. See figure 26.
4. See figure 27.

## Serial Interface Timing Characteristics

## AT Transfer Clock Output

```
(GND \(=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{Cc}}, \mathrm{T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\),
HMCS424C: \(\mathrm{V}_{\mathrm{CC}}=3.5 \mathrm{~V}\) to 6 V ,
HMCS424CL: \(\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}\) to 6 V ,
HMCS424AC: \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\) to 6 V )
```

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer Clock Cycle Time | ${ }^{\text {tscyc }}$ | $\overline{\text { SCK }}$ | 1 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 1,2 |
| Transfer Clock High, Low Level Width | $\mathrm{t}_{\text {SCKH }}$ <br> tsckl | $\overline{\text { SCK }}$ | 0.5 |  |  | $\mathrm{t}_{\text {scyc }}$ |  | 1,2 |
| Transfer Clock Rise, Fall Time | $t_{\text {SCK }}$ | $\overline{\text { SCK }}$ |  |  | 100 | ns | HMCS424C/AC | 1,2 |
|  | ${ }^{\text {t SCKf }}$ |  |  |  | 300 | ns | HMCS424CL | 1,2 |
| Serial Output Data Delay time | $\mathrm{t}_{\text {DSO }}$ | SO |  |  | 300 | ns | HMCS424C | 1,2 |
|  |  |  |  |  | 600 | ns | HMCS424CL | 1,2 |
|  |  |  |  |  | 250 | ns | HMCS424AC | 1,2 |
| Serial Input Data Set-up Time | ${ }^{\text {tSSI}}$ | SI | 500 |  |  | ns | HMCS424C | 1 |
|  |  |  | 1000 |  |  | ns | HMCS424CL | 1 |
|  |  |  | 300 |  |  | ns | HMCS424AC | 1 |
| Serial Input Data Hold Time | ${ }^{\text {HSI }}$ | SI | 150 |  |  | ns | HMCS424C/AC | 1 |
|  |  |  | 500 |  |  | ns | HMCS424CL | 1 |

## HMCS424C/HMCS424CL/HMCS424AC

## AT Transfer Clock Input

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer Clock Cycle Time | ${ }^{\text {tscyc }}$ | $\overline{\mathrm{SCK}}$ | 1 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 1 |
| Transfer Clock High, Low Level Width | ${ }^{\text {tSCKH }}$ ${ }^{\text {tsCKL }}$ | $\overline{\text { SCK }}$ | 0.5 |  |  | $\mathrm{t}_{\text {scyc }}$ |  | 1 |
| Transfer Clock Rise, Fall Time | ${ }^{\text {t }}$ SCKr ${ }^{\text {tsCKf }}$ | $\overline{\text { SCK }}$ |  |  | 100 | ns | HMCS424C/AC | 1 |
|  |  |  |  |  | 300 | ns | HMCS424CL | 1 |
| Serial Output Data Delay Time | $\mathrm{t}_{\text {DSO }}$ | So |  |  | 300 | ns | HMCS424C | 1,2 |
|  |  |  |  |  | 600 | ns | HMCS424CL | 1,2 |
|  |  |  |  |  | 250 | ns | HMCS424AC | 1.2 |
| Serial Input Data Set-up Time | ${ }_{\text {tssi }}$ | SI | 500 |  |  | ns | HMCS424C | 1 |
|  |  |  | 1000 |  |  | ns | HMCS424CL | 1 |
|  |  |  | 300 |  |  | ns | HMCS424AC | 1 |
| Serial Input Data Hold Time | $\mathrm{t}_{\mathrm{HSI}}$ | SI | 150 |  |  | ns | HMCS424C/AC | 1 |
|  |  |  | 500 |  |  | ns | HMCS 424 CL | 1 |

Notes: 1. See figure 28.
2. See figure 30.

HMCS424C/AC


Figure 25. Oscillator Timing


Figure 26. Interrupt Timing


Figure 27. Reset Timing

## (ㅇ) HITACHI

HMCS424C/AC


* $\mathrm{V}_{c c}-2.0 \mathrm{~V}$ and 0.8 V are the threshold voltage for transfer clock output. $0.8 \mathrm{~V}_{\mathrm{cc}}$ and $0.2 \mathrm{~V}_{\mathrm{cc}}$ are the threshold voltage for transfer clock input.

Figure 28. Timing Diagram of Serial Interface

## HMCS424CL

$\overline{\mathrm{SCK}}$

${ }^{*} \mathrm{~V}_{\mathrm{cc}}-0.5 \mathrm{~V}$ and 0.4 V are the threshold voltage for transfer olock output. $0.8 \mathrm{~V}_{\mathrm{cc}}$ and $0.2 \mathrm{~V}_{\mathrm{cc}}$ are the threshold voltage for transfer clock input.

Figure 29. Timing Diagram of Serial Interface


Figure 30. Timing Load Circuit

## HMCS424C/CL/AC Mask Option List

* Please enter check marks in
( $\square, x, \vee)$

| 5 V Operation: | $\square \mathrm{HMCS} 424 \mathrm{C}$ |
| :--- | :--- |
| 3 V Operation: | $\square \mathrm{HMCS} 424 \mathrm{CL}$ |
| High Speed Operation: | $\square \mathrm{HMCS} 424 \mathrm{AC}$ |


| Date of Order |  |
| :--- | :--- |
| Customer |  |
| Dept. |  |
| Name |  |
| ROM Code Name |  |
| LSI Type Number <br> (Hitachi's entry) |  |

(1) 1/O Option

Please enter 0 in applicable item to select I/O option.
A: Without Pull-up MOS (NMOS Open Drain)
B: With Pull-up MOS
C: CMOS (cannot be used as input)
D: Without Pull-down MOS (PMOS Open Drain)
E: With Pull-down MOS

Note: I/O options masked by are not available.

(2) $\mathrm{RA}_{1} / \mathrm{V}_{\text {disp }}$

Please check ( $\quad$, $\mathrm{X}, \checkmark$ ) applicable item.

| $\mathrm{RA}_{1} / \mathrm{V}_{\text {disp }}$ |
| :--- |
| $\square \mathrm{RA}_{1}$ : Without Pull-down MOS (D) |
| $\square \mathrm{V}_{\text {disp }}$ |

Note: $\quad \mathrm{RA}_{1} / V_{\text {disp }}$ has to be selected as $V_{\text {disp }}$ pin exept the case that all high pins are option D.
(3) Divider (Div)

Please check (■, X, $\vee$ ) applicable item.

| Divider | HMCS424C | HMCS424CL | HMCS424AC |
| :---: | :---: | :---: | :---: |
| 8 | $\square$ | $\square$ |  |
| 4 | $\square$ |  | $\square$ |

(4) ROM Code Media

Please check (즈․,$~ \vee$ ) applicable item.

| ROM Code Media |
| :---: |
| $\square$ EPROM: Emulator Type |
| $\square$ EPROM: EPROM On-Package Microcom- |
| puier Type |

(5) Oscillator (CPG option)

Please check ( $\square, X, \vee$ ) applicable item.

| CPG <br> option | $\square$ HMCS 424C <br> (5V Operation) | $\square$ HMCS424CL <br> (3V Operation) | $\square$ HMCS424AC <br> (High Speed Operation) |
| :--- | :--- | :--- | :--- |
|  | $\square$ Ceramic Filter | $\square$ Ceramic Filter | $\square$ Ceramic Filter |
|  | $\square$ Crystal | $\square$ Crystal | $\square$ Crystal |
|  | $\square$ External Clock | $\square$ External Clock | $\square$ External Clock |

Description
The HD614P180 is a 4 -bit single chip microcomputer which has mounted a standard EPROM 2764/27128 for program memory.

The HD614P180 is pin-compatible with the mask ROM type HMCS412C, but has some differences with it as shown in Table 26. By modifying the program in the EPROM, it can be used for the evaluation of the HMCS412C or for small-scale production.

- hardware features
- 4-bit Architecture
- Applicable to 4 k or 8 k words $\times 10$ bits of EPROM 2048 words $\times 10$ bits ts $\}$. . HN482764, HN27C64 4096 words $\times 10$ bits
8192 words $\times 10$ bits $\ldots .$. HN4827 128
- Data Memory (RAM) Capacity . . . . . . . . 576 digits $\times 4$ bits.
- 36 I/O Pins - 24 I/O pins are high voltage up to 40 V (max.).
- 1 Timer/Counter

11-bit Prescaler
8-bit Auto-reload Timer/Event Counter (Timer B)

- 3 Interrupts

$$
\begin{array}{ll}
\text { External } & 2 \\
\text { Timer/Counter } & 1
\end{array}
$$

- Subroutine Stack

Up to 16 levels including interrupts

- Minimum Instruction Execution Time; 1,33 $\mu \mathrm{s}$
- 2 Low Power Modes

Standby - Stops instruction execution while keeping clock generator and interrupt functions included Timer/Counter in operation
Stop - Stops instruction execution and clock generation while retaining RAM data

- Clock Generator

External Connection of Crystal Resonator or Ceramic Filter Resonator (externally drivable)

- Power Voltage Range; 5V $\pm 10 \%$
- I/O Pin Circuit Form

All standard pins are "without pull-up MOS"
All high voltage pins are "without pull-down MOS".

- 42 Pin EPROM On-package
- SOFTWARE FEATURES
- Software Compatible with HMCS412/414
- Instruction Set Similar to and More Powerful than HMCS40 Series; 98 Instructions
- High Programming Efficiency with 10-bit ROM/Word; 78 instructions are single word instructions.
- Direct Branch to All ROM Area
- Direct or Indirect Addressing to All RAM Area
- Subroutine Nesting Up to 16 Levels Including Interrupts
- Binary and BCD Arithmetic Operation
- Powerful Logic Arithmetic Operation
- Pattern Generation - Table Look Up Capability -
- Bit Manipulation for Both RAM and I/O


## - PROGRAM DEVELOPMENT SUPPORT TOOLS

- Cross assembler and simulator software for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PC


## - PIN ARRANGEMENT

| HD614P180 |  |  |  |
| :---: | :---: | :---: | :---: |
| (120 ${ }^{\text {a }}$ |  |  | $40^{1} 1$ |
| $\mathrm{D}_{13}$ |  |  | $4 \mathrm{~m}_{1}$ |
| $\mathrm{D}_{14} \quad 3$ |  |  | 40 Dg |
| $\mathrm{R}_{\text {A }} / V_{\text {diso }}$ [4] |  |  | $3{ }^{\text {D }} \mathrm{D}$ |
| Roo 5 | $\bigcirc V_{c c}$ | $\mathrm{V}_{\mathrm{cc}} \mathrm{O}$ | ${ }^{38} \mathrm{D}_{7}$ |
| R 016 | $\bigcirc A_{12}$ | $\mathrm{V}_{\mathrm{cc}} \mathrm{O}$ | 37) $\mathrm{D}_{6}$ |
| Ro2 7 | $O A_{1}$ | $\mathrm{A}_{13} \mathrm{O}$ | 36 D 5 |
| R03 8 | $\bigcirc A_{6}$ | $A_{B} O$ | $3{ }^{3} \mathrm{D} 4$ |
| $\mathrm{R}_{10}$-9 | $\bigcirc A_{5}$ | $A_{9} \mathrm{O}$ | 34. $\mathrm{D}_{3}$ |
| $\mathrm{R}_{11} 10$ | $\bigcirc A_{4}$ | $A_{11} \mathrm{O}$ | 33, $D_{2}$ |
| $\mathrm{R}_{12}$ (11) | $-A_{3}$ | GND O | 32 D 1 |
| $\mathrm{R}_{13}$ | $\bigcirc A_{2}$ | $A_{10} 0$ | 31 $\mathrm{D}_{0}$ |
| $\mathrm{R}_{20} \quad 13$ | $\bigcirc A_{1}$ | $\overline{C L E}$ | 30 GND |
| $\mathrm{R}_{2} 14$ | $\bigcirc A_{0}$ | O) 0 | $2{ }^{29} \mathrm{OSC}_{2}$ |
| $\mathrm{R}_{22}$ 번 | $\bigcirc 0_{0}$ | $\mathrm{O}_{6} \mathrm{O}$ | $28 \mathrm{OSC}_{1}$ |
| $\mathrm{R}_{23}$ 16 | $\mathrm{OO}_{1}$ | $\mathrm{O}_{5} \mathrm{O}$ | 27] TEST |
| $\mathrm{R}_{30} 17$ | $\mathrm{OO}_{2}$ | 040 | 26 RESET |
| $\mathrm{R}_{3} 1$ | O GND | $\mathrm{O}_{3} \mathrm{O}$ | $25 \mathrm{Ra3}$ |
| $\mathrm{R}_{32} / \mathrm{TNT}_{0}$ |  |  | ${ }^{29} \mathrm{R}_{42}$ |
| $\mathrm{R}_{33} / \overline{\mathrm{INT}}$, 20 |  |  | ${ }^{23} \mathrm{R}_{4} 1$ |
| $\mathrm{Vcc}_{\text {cc }}$ |  |  | 22 R40 |
| (Top View) |  |  |  |

## - RECOMMENDED APPLICABLE EPROM

| Type No. | Program Memory Capacity | $\mathrm{f}_{\text {osc }}(\mathrm{MHz})$ | EPROM Type No. |
| :---: | :---: | :---: | :---: |
| HD614P180 | 2048 words 4096 words | 4 | $\begin{aligned} & \text { HN27C64-30 } \\ & \text { HN482764-3 } \end{aligned}$ |
|  |  | 6 | HN27C64G-25 HN482764 |
|  | 8192 words | 4 | HN4827128-45 |
|  |  | 6 | HN4827128-25 |

- ABSOLUTE MAXIMUM RATINGS

| Item | Symbol | Value | Unit | Note |
| :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $V_{\text {cc }}$ | -0.3 to +7.0 | V |  |
| Terminal Voltage | $V_{T}$ | -0.3 to $\mathrm{V}_{\text {CC }}+0.3$ | V | 3 |
|  |  | $\mathrm{V}_{\mathrm{CC}}-45$ to $\mathrm{V}_{\text {CC }}+0.3$ | V | 4 |
| Total Allowance of Input Currents | $\Sigma 1_{0}$ | 50 | mA | 5 |
| Total Allowance of Output Currents | $-\Sigma 1_{0}$ | 150 | mA | 6 |
| Maximum Input Current | 10 | 15 | mA | 7,8 |
| Maximum Output Current | -10 | 4 | mA | 9, 10 |
|  |  | 6 | mA | 9,11 |
|  |  | 30 | mA | 9,12 |
| Operating Temperature | Topr | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

(ivvie i) Permenent damage may occur if "Absolute Maximum Ratings"of the LSI or the EPROM are exceeded. Normal operation should be under the conditions of "Electrical Characteristics". If these conditions are exceeded, it may cause the malfunction and affect the reliability of LSI.
(Note 2) All voltages are with respect to GND.
(Note 3) Applied to standard pins.
(Note 4) Applied to high voltage $1 / O$ pins.
(Note 5) Total allowance of input current is the total sum of input current which flow in from all I/O pins to GND simultaneously.
(Note 6) Total allowance of output current is the total sum of the output current which flow out from $\mathrm{V}_{\mathrm{CC}}$ to all I/O pins simultaneously.
(Note 7) Maximum input current is the maximum amount of input current from each I/O pin to GND.
(Note 8) Applied to $\mathrm{D}_{0} \sim \mathrm{D}_{3}$ and R3 $\sim$ R4.
(Note 9) Maximum output current is the maximum amount of output current from $\mathrm{V}_{\mathrm{CC}}$ to each I/O pin.
(Note 10) Applied to $\mathrm{D}_{0} \sim \mathrm{D}_{3}$ and R3 $\sim$ R4.
(Note 11) Applied to RO ~R2.
(Note 12) Applied to $\mathrm{D}_{4} \sim \mathrm{D}_{14}$.

## - ELECTRICAL CHARACTERISTICS



| Item | Symbol | Pin Name | Test Conditions |  | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | min | typ | max |  |  |
| Input "High" Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\frac{\text { RESET, }}{\mathrm{INT}_{0},}, \frac{\mathrm{INT}_{1}}{}$ |  |  | 0,7V Cc | - | $\mathrm{VCC}^{+0.3}$ | v |  |
|  |  | $\mathrm{OSC}_{1}$ |  |  | $\mathrm{V}_{\mathrm{cc}-0.5}$ | - | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
| Input "Low" <br> Voltage | $\mathrm{V}_{\text {IL }}$ | $\frac{\text { RESET, }_{1}}{\text { INT }_{0}}, \overline{I N T}_{1}$ |  |  | -0.3 | - | $0.22 V_{c c}$ | v |  |
|  |  | $\mathrm{OSC}_{1}$ |  |  | -0.3 | - | 0.5 | V |  |
| Input/Output <br> Leakage Current | $\|\mathrm{IIL}\|$ | $\begin{aligned} & \frac{\text { RESET }}{\text { INT }_{0}}, \\ & \text { OSC }_{1} \end{aligned}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $V_{\text {cc }}$ |  | - | - | 1 | $\mu \mathrm{A}$ | 1 |
| Current <br> Dissipation in Active Mode | ${ }^{\text {I Cc }}$ | $\mathrm{V}_{\mathrm{Cc}}$ | $V_{C C}=5 \mathrm{~V}$ | Crystal or Ceramic Filter Oscillator $f_{\text {osc }}=4 \mathrm{MHz}$ | - | - | 2.0 | mA | 2,5 |
| Current <br> Dissipation in <br> Standby Mode | ${ }^{\text {ISBY }} 1$ | Vcc | Maximum <br> Logic <br> Operation $V_{C C}=5 V$ | Crystal or Ceramic Filter Oscillator $f_{\mathrm{osc}}=4 \mathrm{MHz}$ | - | - | 1.2 | mA | 3,5 |
|  | ${ }^{\text {ISBY2 }}$ | $\mathrm{V}_{\mathrm{CC}}$ | Minimum <br> Logic <br> Operation $V_{C C}=5 V$ | Crystal or Ceramic Filter Oscillator $f_{\mathrm{osc}}=4 \mathrm{MHz}$ | - | - | 0.9 | mA | 4,5 |
| Current <br> Dissipation in Stop Mode | $1_{\text {stop }}$ | $\mathrm{V}_{\mathrm{Cc}}$ | $\begin{aligned} & V_{\text {in }} \text { (TEST) } \\ & V_{\text {in }} \text { (RESE } \end{aligned}$ | $\begin{aligned} & \mathrm{cc}^{-0.3 V} \text { to } V_{\mathrm{Cc}} \\ & \mathrm{OV} \text { to } 0.3 \mathrm{~V} \end{aligned}$ | - | - | 10 | $\mu \mathrm{A}$ |  |
| Stop Mode Retain Voltage | $V_{\text {stop }}$ | $\mathrm{V}_{\mathrm{Cc}}$ |  |  | 2 | - | - | V |  |

(Note 1) Output buffer current are excluded.
(Note 2) The MCU is in the reset state. The input/output current does not flow. Test Conditions: MCU state; - Reset state in Operation Mode Pin state: - RESET, TEST $\ldots V_{\text {CC }}$ voltage

- $D_{0} \sim D_{3}, R 3 \sim R 4 \ldots V_{C C}$ voltage
- $D_{4} \sim D_{14}, R 0 \sim R 2, R_{A 1}, R_{A 1} \ldots V_{C C} \sim V_{C C}-40 V$
(Note 3) The timer/counter with the fastest clock and input/output current does not flow.
Test Conditions: MCU state; - Standby Mode
- Input/Output; Reset state
- TIMER-B; $\div 2$ prescaler divide ratio

Pin state: $\quad$ RESET ... GND voltage

- TEST ... VCC voltage
- $D_{0} \sim D_{3}, R 3 \sim R 4 \ldots V_{C C}$ voltage
- $D_{4} \sim D_{14}, R 0 \sim R 2, R_{A 1} \ldots V_{C C} \sim V_{C C}-40 \mathrm{~V}$
(Note 4) The timer/counter with the slowest clock and input/output current does not flow. Test Conditions: MCU state: Standby Mode
- Input/Output; Reset state
- TIMER-B; ; 2048 prescaler divide ratio

Pin state: - RESET ... GND voltage

- TEST ... VCC voltage
- $\mathrm{D}_{0} \sim \mathrm{D}_{3}, \mathrm{R} 3 \sim \mathrm{R} 4 \ldots \mathrm{~V}_{\mathrm{CC}}$ voltage
- $D_{4} \sim D_{14}, R O \sim R 2, R_{A 1} \ldots V_{C C} \sim V_{C C}-40 \mathrm{~V}$
(Note 5) When $\mathrm{fosc}^{\mathrm{E}} \times \boldsymbol{x}[\mathrm{MHz}]$, the Current Dissipation in Operation mode and Standby mode are estimated as follows:
max. value $\left(f_{o s c}=x[M H z]\right)=\frac{x}{4} \times \max$. value $\left(f_{o s c}=4[M H z]\right)$
- INPUT/OUTPUT CHARACTERISTICS FOR STANDARD PIN
$\left(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $+75^{\circ} \mathrm{C}$, if not specified.)

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Input "High" Voltage | $V_{I H}$ | $\begin{aligned} & D_{0} \sim D_{3} \\ & R .3 \sim R 4 \end{aligned}$ |  | $0.7 \mathrm{~V}_{\mathrm{Cc}}$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
| Input "Low" Voltage | $V_{\text {IL }}$ | $\begin{aligned} & D_{0} \sim D_{3}, \\ & R 3 \sim R 4 \end{aligned}$ |  | -0.3 | - | $0.22 \mathrm{~V}_{\text {cc }}$ | V |  |
| Output "Low" Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \mathrm{D}_{0} \sim \mathrm{D}_{3}, \\ & \mathrm{R} 3 \sim \mathrm{R} 4 \end{aligned}$ | $\mathrm{IOL}^{\text {O }}=1.6 \mathrm{~mA}$ | - | - | 0.4 | V |  |
| Input/Output Leakage Current | \|ILI | $\begin{aligned} & D_{0} \sim D_{3}, \\ & R 3 \sim R 4 \end{aligned}$ | $\mathrm{V}_{\text {in }}=O V$ to $\mathrm{V}_{\mathrm{CC}}$ | - | - | 1 | $\mu \mathrm{A}$ | 1 |

(Note 1) Output buffer current are excluded.

- INPUT/OUTPUT CHARACTERISTICS FOR HIGH VOLTAGE PIN $\left(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $+75^{\circ} \mathrm{C}$, if not specified.)

| Item | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| $\begin{aligned} & \text { Input "High" } \\ & \text { Voltage } \end{aligned}$ | $V_{1 H}$ | $\begin{aligned} & D_{4} \sim D_{14}, R 1, \\ & R 2, R_{A 1} \end{aligned}$ |  | $0.7 \mathrm{~V}_{\mathrm{Cc}}$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
| Input "Low" Voltage | $V_{\text {IL }}$ | $\begin{aligned} & \mathrm{D}_{4} \sim \mathrm{D}_{14}, \mathrm{R} 1 \\ & \mathrm{R} 2, \mathrm{R}_{\mathrm{A} 1} \end{aligned}$ |  | $\mathrm{V}_{\mathrm{cc}}-40$ | - | 0.22 V cc | V |  |
| Output "High" <br> Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{D}_{4} \sim D_{14}$ | $-\mathrm{IOH}=15 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{cc}}-3.0$ | - | - | V |  |
|  |  |  | $-\mathrm{I}_{\mathrm{OH}}=9 \mathrm{~mA}$ | $V_{\text {cc- }} 2.0$ | - | - | V |  |
|  |  | $R 0 \sim R 2$ | $-\mathrm{I}_{\mathrm{OH}}=3 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{cc}}-3.0$ | - | - | V |  |
|  |  |  | $-\mathrm{IOH}=1.8 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{cc}-2.0}$ | - | - | V |  |
| Output "Low" <br> Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & D_{4} \sim D_{14} \\ & R 0 \sim R 2 \end{aligned}$ | $150 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{Cc}}-40 \mathrm{~V}$ | - | - | $\mathrm{V}_{\mathrm{cc}}-37$ | V |  |
| Input/Output <br> Leakage <br> Current | $\mid 1 / 2$ | $\begin{aligned} & \hline D_{4} \sim D_{14} \\ & R 0 \sim R 2, \\ & R_{A 1} \\ & \hline \end{aligned}$ | $V_{\text {in }}=V_{c c}-40 \mathrm{~V}$ to $V_{c c}$ | - | - | 20 | $\mu \mathrm{A}$ | 1 |

(Note 1) Output buffer current are excluded.

- AC CHARACTERISTICS ( $\mathrm{V}_{\mathbf{c C}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $+75^{\circ} \mathrm{C}$, if not specified.)

| Item |  | Symbol | Pin Name | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min |  |  | typ | max |  |  |
|  | Oscillation Frequency |  | $f_{\text {osc }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  | 0.4 | 4 | 6.2 | MHz |  |
|  | Instruction Cycle Time | $\mathrm{t}_{\text {cre }}$ |  |  | 1.29 | 2 | 20 | $\mu \mathrm{s}$ |  |
|  | Oscillator Stabilization Time | $t_{\text {RC }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  | - | - | 20 | ms | 1 |
|  | External Clock Frequency | $f_{C P}$ | $\mathrm{OSC}_{1}$ |  | 0.4 | - | 6.2 | MHz | 2 |
|  | External Clock "High" Level Width | ${ }^{\text {t }}$ CPH | $\mathrm{OSC}_{1}$ |  | 70 | - | - | ns | 2 |
|  | External Clock "Low" Level Width | ${ }^{t} \mathrm{CPL}$ | OSC ${ }_{1}$ |  | 70 | - | - | ns | 2 |
|  | External Clock Rise Time | ${ }^{\text {t }}{ }_{\text {Pr }}$ | $\mathrm{OSC}_{1}$ |  | - | - | 20 | ns | 2 |
|  | External Clock Fall Time | ${ }^{\text {t }}$ CPf | $\mathrm{OSC}_{1}$ |  | - | - | 20 | ns | 2 |
|  | Instruction Cycle Time | $\mathrm{t}_{\text {cye }}$ |  |  | 1.29 | - | 20 | $\mu \mathrm{s}$ | 2 |
| INT0 "High" Level Width |  | $\mathrm{t}_{10 \mathrm{OH}}$ | $\overline{\text { INT0 }}$ |  | 2 | - | - | $\mathrm{t}_{\text {cyc }}$ | 3 |
| INTo "Low" Level Width |  | $\mathrm{t}_{\mathrm{IOL}}$ | $\overline{\text { TNTo }}$ |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 3 |
| $\overline{\text { INT }}{ }^{\text {" }}$ "High" Level Width |  | $\mathrm{t}_{11 \mathrm{H}}$ | $\overline{N_{1}}$ |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 3 |
| $\overline{\text { INT }}_{1}$ "Low" Level Width |  | $\mathrm{t}_{11 \mathrm{~L}}$ | TNT |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 3 |
| RESET "High" Level Width |  | $\mathrm{t}_{\text {RSTH }}$ | RESET |  | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | 4 |
| Input Capacitance |  | $\mathrm{C}_{\text {in }}$ | all pins | $\begin{aligned} & f=1 \mathrm{MHz} \\ & V_{\text {in }}=0 V \end{aligned}$ | - | - | 15 | pF |  |
| RESET Fall Time |  | $\mathrm{t}_{\text {RSTf }}$ |  |  | - | - | 20 | ms | 4 |

(Note 1) Oscillator stabilization time is the time until the oscillator stabilizes after $V_{C C}$ reaches its minimum allowable voltage $V_{C C}=4.5 \mathrm{~V}$ after power-on, or after RESET goes high. At power-on or STOP mode release, RESET Must be kept high for at least tRC. Since $t_{\text {RC }}$ depends on the crystal or ceramic filter's circuit constant and stray capacitance, please get the manufacturer's advice when designing the RESET circuit.


Crystal: $\mathbf{4 . 1 9 4 3 0 4 \mathrm { MHz } \text { NC-18C (Nihon Denpa Kogyo) }}$

$$
\begin{aligned}
& R_{f} ; 1 M \Omega \pm 2 \% \\
& C_{1}: 22 p F \pm 20 \% \\
& C_{2}: 22 p F \pm 20 \%
\end{aligned}
$$

(Note 2)

(Note 4)


OSC,



Ceramic filter: CSA4.00MG (Murata)
$R_{f}: 1 \mathrm{M} \Omega \mid \pm 2 \%$
$C_{1}: 30 \mathrm{pF} \pm 20 \%$
$C_{2}: 30 \mathrm{pF} \pm 20 \%$
(Note 3)
$\overline{\mathrm{NT}} \mathrm{o}_{\mathrm{o}} \cdot \overline{\mathrm{INT}}$,


- CHARACTERISTICS CURVE (REFERENCE DATA)

$I_{\text {SBY }}$ vs. $\mathrm{f}_{\text {osc }}$ characteristics (crystal, ceramic resonator)


$I_{C C}$ vs. $V_{\text {CC }}$ characteristic (crystal, ceramic resonator)

$I_{\text {SBY }}$ vs. $V_{C C}$ characteristics (crystal, ceramic resonator)

$-\mathrm{IOH}_{\mathrm{OH}}$ min. vs. ( $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OH}}$ ) characteristics ( $D_{4} \sim D_{14}$ pins)

$-\mathrm{IOH}_{\mathrm{OH}} \mathrm{min}$. vs. $\left(\mathrm{V}_{\mathrm{OC}}-\mathrm{V}_{\mathrm{OH}}\right)$ characteristics (RO~R2 pins)
- DESCRIPTION OF PIN FUNCTIONS Input and output signals of MCU are described below.
- GND, $\mathbf{V}_{\mathbf{C c}}, V_{\text {disp }}$

These are power supply pins. Connect GND pin to Earth $(0 \mathrm{~V})$ and apply $\mathrm{V}_{\mathrm{CC}}$ power supply voltage to $\mathrm{V}_{\mathrm{CC}}$ pin. $\mathrm{R}_{\mathrm{A} 1} /$ $V_{\text {disp }}$ pin is used for $\mathrm{R}_{\mathrm{A} 1}$ as all high voltage pins are "without pull-down MOS" (PMOS open drain).

- TEST
$\overline{\text { TEST }}$ pin is not for users application. Connect it to $\mathrm{V}_{\mathrm{CC}}$.


## - RESET

RESET pin is used to reset MCU. For details, see "RESET".

- OSC $_{1}$, OSC $_{2}$

These are input pins to the internal clock generator circuit. They can be connected to crystal resonator, ceramic filter resonator, or external oscillator circuit. For details, see "INTERNAL OSCILLATOR CIRCUIT."

- D-port ( $\mathrm{D}_{0}$ to $\mathrm{D}_{14}$ )

D-port is a 1-bit Input/Output common port. $D_{0}$ to $D_{3}$ are standard type, $D_{4}$ to $D_{14}$ are for high voltage. For details, see "INPUT/OUTPUT".

- R-port (R0 to R4, RA)

R-port is a 4-bit Input/Output port. (only RA is 1-bit construction.) R0 is output port, RA is input port, and R1 to R4 are Input/Output common ports. R0 to R2 and RA are the high voltage ports, R 3 to R 4 are the standard ports. $\mathrm{R}_{32}$ and $\mathrm{R}_{33}$ are also available as $\overline{\mathrm{INT}_{0}}$ and $\overline{\mathrm{INT}}{ }_{1}$, respectively. For details, see "INPUT/OUTPUT".

- $\overline{\text { INTO}}, \overline{I_{N T}}$

These are the input pins to interrupt MCU operation externally. $\overline{\mathrm{INT}_{1}}$ can be used as an external event input pin for TIMER-B. $\overline{\mathrm{NT}_{0}}$ and $\overline{\mathrm{INT}_{1}}$ are also available as $\mathrm{R}_{32}$, and $\mathrm{R}_{33}$ respectively. For details, see "INTERRUPT".

## - ROM MEMORY MAP

ROM memory map is illustrated in Fig. 1 and described in the following paragraph.

- Vector Address Area ..... \$0000 to \$000F

When MCU reset or an interrupt is serviced, the program is executed from the vector address. Program the JMPL instructions branching to the starting addresses of reset routine or of interrupt routines.

- Zero-Page Subroutine Area ..... \$0000 to \$003F

CAL instruction allows to branch to the subroutines in $\$ 0000$ to $\$ 003 \mathrm{~F}$.

- Pattern Area ..... \$0000 to \$0FFF

P instruction allows referring to the ROM data in $\$ 0000$ to $\$ 0 \mathrm{FFF}$ as a pattern.

[^8]

Fig. 1 ROM Memory Map


Fig. 2 RAM Memory Map

- RAM MEMORY MAP

The MCU includes 576 digits $\times 4$ bits RAM as the data area and stack area. In addition to these areas, interrupt control bits
and special registers are also mapped on the RAM memory space. RAM memory map is illustrated in Fig. 2 and described in the following paragraph.


Fig. 3 Configuration of Interrupt Control Bit Area

- Interrupt Control Bit Area ..... \$000 to \$003

This area is used for interrupt controls, and is illustrated in Fig. 3. It is accessable only by RAM bit manipulation instruction. However, the interrupt request flag cannot be set by software. The RSP bit is only used to reset the SP.

- Special Register Area .... \$004 to \$00B

Special Register is a mode or a data register for the external interrupt, the serial interface, and the timer/counter. These registers are classified into 3 types: Write-only, Read-only, and Read/Write as shown in Fig. 2. These registers cannot be accessed by RAM bit manipulation instruction.

- Data Area ..... \$020 to \$21F

16 digits of $\$ 020$ to $\$ 02 \mathrm{~F}$ are called memory register (MR) and accessable by LAMR and XMRA instructions.

- Stack Area .... \$3C0 to \$3FF

Stack Area is used for LIFO stacks with the contents of the program counter (PC), status (ST) and carry (CA) when processing subroutine call and interrupt. As 1 level requires 4 digits, this stack area is nested to 16 level-stack max. The data pushed in the stack and LIFO stack state are provided in Fig. 4. The program counter is restored by RTN and RTNI instructions. Status and Carry are restored only by RTNI instruction, and not affected by RTN instruction. The area, not used for stacking, is available as a data area.

|  | MR(0) | \$ 020 |
| :---: | :---: | :---: |
| 33 | MR(1) | \$ 021 |
| 34 | MR(2) | \$ 022 |
| 35 | MR(3) | \$ 023 |
| 36 | MR(4) | 024 |
| 37 | MR(5) | \$ 025 |
| 38 | MR(6) | \$ 026 |
| 39 | MR(7) | \$ 027 |
| 40 | MR(8) | 028 |
| 41 | MR(9) | \$ 029 |
| 42 | MR(10) | 02A |
| 43 | MR(1) | \$ 02B |
| 44 | MR(12) | 02C |
| 45 | MR(13) | 02D |
| 46 | MR(14) | \$ 02E |
| 47 | MR(15) | \$ 02F |

Stack Area

960 | Stack Area |  |
| :--- | :--- |
| Level | 16 |
| Level | 15 |
| Level | 14 |
| Level | 13 |
| Level | 12 |
| Level | 11 |
| Level | 10 |
| Level | 9 |
| Level | 8 |
| Level | 7 |
| Level | 6 |
| Level | 5 |
| Level | 4 |
| Level | 3 |
|  | Level |
| 1023 |  |
| Level | 1 |$\$ 3 F F$


$\mathrm{PC}_{13}$ to $\mathrm{PC}_{0}$; Program Counter
ST: Status
CA; Carry

Fig. 4 Configuration of Memory Register, Stack Area and Stack Position

## - REGISTER AND FLAG

The MCU has nine registers and two flags for the CPU operations. They are illustrated in Fig. 5 and described in the following paragraphs.

## - Accumulator (A), B Register (B)

Accumulator and B Register arc 4-bit registers used to hold the results of Arithmetic Logic Unit (ALU), and to transfer data to/from memories, I/O and other registers.

## - W Register (W), X Register (X), Y Register (Y)

W Register is 2-bit. and X and Y Register are 4-bit registers used for indirect addressing of RAM. Y Register is also used for D-port addressing. W Register is write-only and cannot be read.

## - SPX Register (SPX), SPY Register (SPY)

SPX and SPY Register are 4-bit registers used to assist X and Y Register respectively.

## - Carry (CA)

Carry (CA) stores the overflow of ALU generated by the arithmetic operation. It is also affected by SEC, REC. ROTL and ROTR instructions.

During interrupt servicing, Carry is pushed onto the stack and restored back from the stack by RTNI instruction. (It's not affected by RTN instruction.)

## - Status (ST)

Status (ST) holds the ALU overflow, ALU non-zero and the results of bit test instruction for the arithmetic or compare instruction. It is used for a branch condition of BR, BRL, CAL or CALL instructions. The value of the Status remains unchanged until the next arithmetic, compare or bit test instruction is executed. Status becomes " 1 " after the BR, BRL, CAL or CALL instruction has been executed (irrespective of its execution/ skip). During the interrupt servicing, Status is pushed onto the


Fig. 5 Register and Flags
stack and restored back from the stack by RTNI instruction. (It's not affected by RTN instruction.)

## - Program Counter (PC)

Program Counter is a 14 -bit binary counter for ROM addressing.

## - Stack Pointer (SP)

Stack Pointer is used to point the address of the next stacking area up to 16 levels.

The Stack Pointer is initialized to locate \$3FF on the RAM address, and is decremented by 4 as data pushed into the stack, and incremented by 4 as data restored back from the stack.

## - INTERRUPT

The MCU can be interrupted by three different sources: the external signals ( $\overline{\mathrm{INT}}{ }_{0}, \overline{\mathrm{INT}_{1}}$ ) and timer/counier (TMMER-B). in each sources, the Interrupt Request Flag, Interrupt Mask and interrupt vector address will be used to control and maintain the interrupt request. The Interrupt Enable Flag is also used to control the total interrupt operations.

## - Interrupt Control Bit and Interrupt Service

The interrupt control bit is mapped on $\$ 000$ to $\$ 003$ of the RAM address and accessable by RAM bit manipulation instruction. (The Interrupt Request Flag (IF) cannot be set by software.) The Interrupt Enable Flag (I/E) and Interrupt Request Flag (IF) are set to " 0 ", and the Interrupt Mask (IM) is set to " 1 " at the initialization by MCU reset.

Fig. 6 shows the interrupt block diagram. Table 1 shows the interrupt priority and vector addresses, and Table 2 shows the conditions that the interrupt service is executed by any one of the three interrupt sources.

The interrupt request is generated when the Interrupt Request Flag is set to "1" and the Interrupt Mask is " 0 ". If the Interrupt Enable Flag is " 1 ", then the interrupt will be activated and vector addresses will be generated from the priority PLA corresponding to the three, interrupt sources.

Fig. 7 shows the interrupt services flowchart, and Fig. 8 shows the interrupt sequence. If the interrupt is requested, the instruction finishes its execution in the first cycle. The Interrupt Enable Flag is reset in the second cycle. In the second and third cycles, the Carry, Status and Program Counter are pushed onto the stack. In the third cycle, the instruction is executed again after jumping to the vector address.

In each vector address, program JMPL instruction to branch to a starting address of the interrupt routine. The Interrupt Request Flag which caused the interrupt service has to be reset by software in the interrupt routine.


Fig. 6 Interrupt Circuit Block Diagram

Table 1. Vector Addresses and Interrupt Priority

| Reset , Interrupt | Priority | Vector addresses |
| :---: | :---: | :---: |
| RESET | - | $\$ 0000$ |
| $\overline{\mathrm{NT}_{0}}$ | 1 | $\$ 0002$ |
| $\overline{\mathrm{NT}_{1}}$ | 2 | $\$ 0004$ |
| TIMER-B | 3 | $\$ 0008$ |

Table 2. Conditions of Interrupt Service

| Interrupt <br> control bits | $\overline{\text { Interrupt }}$source | $\overline{\mathrm{NT}_{0}}$ | $\overline{\mathrm{INT}_{1}}$ |
| :---: | :---: | :---: | :---: |
| I/E TIMER-B |  |  |  |
| IFO. $\overline{\mathrm{MO}}$ | 1 | 1 | 1 |
| IF1 $\cdot \overline{\mathrm{MM1}}$ | 1 | 0 | 0 |
| IFTB $\cdot \overline{\mathrm{MMTB}}$ | $*$ | 1 | 0 |



Fig. 7 Interrupt Servicing Flowchart


- Interrupt Enable Flag (I/E: \$000,0)

The Interrupt Enable Flag controls enable/disable of all interrupt requests as shown in Table 3. The Interrupt Enable Flag is reset by the interrupt servicing and set by RTNI instruction.

Table 3. Interrupt Enable Flag

| Interrupt Enable Flag | Interrupt Enable/Disable |
| :---: | :---: |
| 0 | Disable |
| 1 | Enable |

External Interrupt (INT,$\overline{\mathbf{I N T}_{1}}$ )
To use external interrupt, select $\mathrm{R}_{32} / \overline{\mathrm{INT}_{0}}, \mathrm{R}_{33} / \overline{\mathrm{INT}_{1}}$ port for $\overline{\mathbf{I N T}_{0}}, \overline{\mathrm{INT}_{1}}$ mode by setting the Port Mode Register (PMR: \$004).

The External Interrupt Request Flags (IF0, IF1) are set at the falling edge of $\overline{\mathrm{INT}} \mathbf{0}_{0}, \overline{\mathrm{INT}}_{1}$ inputs.
$\overline{\mathrm{INT}} \mathbf{1}_{1}$ input can be used as a clock signal input of TIMER-B. Then, TIMER-B counts up at each falling edge of input. When using INT, as TIMER-B external event, an External Interrupt Mask (IM1) has to be set so that the interrupt request by $\overline{\mathrm{INT}_{1}}$ will not be accepted.

- External Interrupt Request Flag (IFO: $\mathbf{\$ 0 0 0 , 2}$, IF1: $\mathbf{\$ 0 0 1 , 0}$ )

The External Interrupt Request Flags (IF0, IF1) are set at the falling edges of $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}$ inputs respectively.

- External Interrupt Mask (IM0: \$000,3, IM1: \$001,1)

The External Interrupt Mask is used to mask the external inteñupt requests.

Table 4. External Interrupt Request Flag

| External Interrupt Request Flags | Interrupt Requests |
| :---: | :---: |
| 0 | No |
| 1 | Yes |

Table 5. External Interrupt Mask

| External Interrupt Masks | Interrupt Requests |
| :---: | :---: |
| 0 | Enable |
| 1 | Disable (masks) |

- Port Mode Register (PMR: \$004)

Ther Port Mode Register is a 2 -bit write-only register which controls the $\mathrm{R}_{32} / \overline{\mathrm{INT}} \mathrm{IN}_{0}$ pin and $\mathrm{R}_{33} / \overline{\mathrm{INT}_{1}}$ pin as shown in Table 6. The Port Mode Register will be initialized to $\$ 0$ by MCU reset, so that all these pins are set to a port mode.

Table 6. Port Mode Register

| PMR | $R_{33} / \overline{\mathrm{NT}_{1}}$ pin |
| :---: | :---: |
| bit 3 |  |
| 0 | Used as $\mathrm{R}_{33}$ port input/output pin |
| 1 | Used as $\overline{\mathrm{NT}_{1}}$ input pin |
| $\mathrm{R}_{32} / \overline{\mathrm{INT}}_{0}$ pin |  |
| PMR |  |
| bit 2 | Used as $\overline{\mathrm{K}} 32$ port input/output pin |
| 0 | Used as $\overline{\mathrm{NT}_{0}}$ input pin |
| 1 |  |



Fig. 9 Timer/Counter Block Diagram

## - TIMER

The MCU contains a prescaler and timer/counter (TIMER-B), Fig. 9 shows the block diagram. The prescaler is an 11-bit binary counter which has same function with the HMCS412C. TIMERB is an 8-bit auto-reload timer/counter which has same function with the HMCS412C.

## - Prescaler

The input to the prescaler is a system clock signal. The prescaler is initialized to $\$ 000$ by MCU reset, and the prescaler starts to count up the system clock signal as soon as RESET input goes to logic " 0 ". The prescaler keeps counting up except MCU reset and stop mode. The prescaler provides clock signals to TIMER-B. The prescaler divide ratio of the clock signals are selected according to the content of the mode registers such as - Timer Mode Register B (TMB).

## - TIMER-B Operation

Timer Mode Register B (TMB: \$009) is used to select the auto-reload function and the prescaler divide ratio of TIMER-B as the input clock source. When the external event input is used as an input clock signal to TIMER-B, select the $\mathrm{R}_{33} / \overline{\mathrm{INT}}{ }_{1}$ as $\mathrm{INT}_{1}$ and set the External Interrupt Mask (IM1) to " 1 " to
prevent the external interrupt request from occurring.
TIMER-B is initialized according to the value written into the Timer Load Register by software. TIMER-B counts up at every clock input signal. When the next clock signal is applied to TIMER-B after TIMER-B is set to \$FF, TIMER-B will be initialized again and generate overflow output. In this case if the auto-reload function is selected, TIMER-B is initialized according to the value of the Timer Load Register. Else if the autoreload function is not selected, TIMER-B goes to \$00. TIMERB Interrupt Request Flag (IFTB: $\$ 002,0$ ) will be set at this overflow output.

- Timer Mode Register B (TMB: \$009)

The Timer Mode Register B is a 4-bit write-only register. The Timer Mode Register B controls the selection for the autoreload function of TIMER-B and the prescaler divide ratio, and the source of the clock input signal, as shown in Table 7.

The Timer Mode Register B is initialized to $\$ 00$ by MCU reset.

The operation mode of TIMER-B is changed at the second instruction cycle after writing into the Timer Mode Register B.

Therefore, it is necessary to program the write instruction to TLRU after the content of TMB is changed.

Table 7 Timer Mode Register B

|  |  | Auto-reload Function |  |
| :---: | :---: | :---: | :---: |
| $\text { Bit } 3$ |  |  |  |
| 0 |  |  | No |
| 1 |  |  | Yes |
| TMB |  |  | Prescaler Divide Ratio, Clock Input Source |
| Bit 2 | Bit 1 | Bit 0 |  |
| 0 | 0 | 0 | $\div 2048$ |
| 0 | 0 | 1 | $\div 512$ |
| 0 | 1 | 0 | $\div 128$ |
| 0 | 1 | 1 | $\div 32$ |
| 1 | 0 | 0 | $\div 8$ |
| 1 | 0 | 1 | $\div 4$ |
| 1 | 1 | 0 | $\div 2$ |
| 1 | 1 | 1 | $\overline{\text { INT }}$ ( (External Event Input) |

- TIMER-B (TCBL: \$00A, TCBU : \$00B
(TLRL: \$00A, TLRU: \$00B)
TIMER-B consists of an 8-bit write-only Timer Load Register, and an 8 -bit read-only Timer/Event Counter. Each of them has a low-order digit (TCBL: \$00A, TLRL: \$00A) and a highorder digit (TCBU: \$00B, TLRU: \$00B).

The Timer/Event Counter can be initialized by writing data into the Timer Load Register. In this case, write the low-order digit first, and then the high-order digit. The Timer/Event Counter is initialized at the time when the high-order digit is written. The Timer Load Register will be initialized to $\$ 00$ by the MCU reset.

The counter value of TIMER-B can be obtained by reading the Timer/Event Counter. In this case, read the high-order digit first, and then the low-order digit. The count value of low-order digit is latched at the time when the high-order digit is read.

- TIMER-B Interrupt Request Flag (IFTB: \$002, 0)

The TIMER-B Interrupt Request Flag is set by the overflow output of TIMER-B.

- TIMER-B Interrupt Mask (IMTB: \$002, 1)

TIMER-B Interrupt Mask prevents an interrupt request generated by TIMER-B Interrupt Request Flag.

PMR:\$004


TMB:\$009


Fig. 10 Mode Register Configuration and Function

Table 8. TIMER-B Interrupt Request Flag

| TIMER-B Interrupt <br> Request Flag | Interrupt Request |
| :---: | :---: |
| 0 | No |
| 1 | Yes |

Table 9. TIMER-B Interrupt Mask

| TIMER-B Interrupt <br> Mask | Interrupt Request |
| :---: | :---: |
| 0 | Enable |
| 1 | Disable (Mask) |

## - INPUT/OUTPUT

The MCU provides 36 Input/Output pins, and they are consist of 12 standard pins of "Without pull-up MOS |(NMOS open drain)" and 24 high voltage pins of "Without pull-down MOS (PMOS open drain)".

When any input/output common pin is used as input pin, it is necessary to set the output data as shown in Table 10.

Table 10 Data Input from Input/Output Common Pins

| I/O circuit type | Available pin condition for input |
| :---: | :---: |
| For Standard pins |  |
| "Without pull-up MOS |  |
| (NMOS open drain)" | " 1 " |
| For High voltage pins |  |
| "Without pull-down MOS |  |
| (PMOS open drain)" |  |

Table 11 I/O Pin Circuit Forms

| Without pull-up MOS <br> (NMOS open drain) |  |  |  |  |  |  | Applied <br> pins |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |

- D-port

D-port is 1-bit I/O port, and it has 15 Input/Output common pins. It can be set/reset by the SED/RED and SEDD/REDD

(Note) In the stop mode, $\overline{H L T}$ signal is " 0 ". HLT signal is " 1 " and I/O pins are in high impedance.
instructions, and can be tested by the TD and TDD instructions. Table 11 shows the classification of standard pins, high voltage pins and the Input/Output pins circuit types.

## - R-port

R-port is 4-bit I/O port. It provides 16 input/output common pins, 4 output-only pins, and 1 input-only pin. Data input is processed using the LAR and LBR instructions and data output is processed using the LRA and LRB instructions. The MCU will not be affected by writing into the input-only and/or non-existing ports, invalid data will be read by reading from the output-only and/or non-existing ports.

The $\mathrm{R}_{32}$ and $\mathrm{R}_{33}$ pins are also used as the $\overline{\mathrm{INT}} \mathrm{T}_{0}$ and $\overline{\mathrm{INT}}$ pins respectively. Table 11 shows the classification of standard
pins, high voltage pins and Input/Output pins circuit types.

## - RESET

The MCU is reset by setting RESET pin to " 1 ". At power ON or recovering from stop mode, apply RESET input more than $t_{R C}$ to obtain the necessary time for oscillator stabilization. In other cases, the MCU reset requires at least two instructions cycle time of RESET input.

Table 12 shows initialized items by MCU reset and each status after reset.

Table 12 MCU Initial Value by Reset

| Items |  |  | Initial value by MCU reset | Contents |
| :---: | :---: | :---: | :---: | :---: |
| Program counter (PC) |  |  | \$0000 | Execute program from the top of ROM address. |
| Status (ST) |  |  | "1" | Enable to branch with conditional branch instructions. |
| Stack pointer (SP) |  |  | \$3FF | Stack level is 0 . |
| 1/O output register | Standard pin | Without pull-up MOS | "1" | Enable to input. |
|  | High voltage pin | Without pull-down MOS | "0" | Enable to input. |
| Interrupt flag | Interrupt Enable Flag (I/E) |  | "0" | Inhibit all interrupts. |
|  | Interrupt Request Flag (IF) |  | "0" | No interrupt request. |
|  | Interrupt Mask (IM) |  | "1" | Mask interrupt request. |
| Mode register | Port Mode Register (PMR) |  | "0000" | See Item "Port Mode Register". |
|  | Timer Mode Register B (TMB) |  | "0000" | See Item "Timer Mode Register B". |
| Timer/Counter | Prescaler |  | \$000 | - |
|  | Timer/Event Counter B (TCB) |  | \$00 | - |
|  | Timer Load Register (TLR) |  | \$00 | - |

(Note) The values of registers and flags which are not described on above table will become as follows.

| Item | After releasing stop mode by MCU Reset | After MCU Reset except the left |
| :---: | :---: | :---: |
| Carry (CA) | The value immediately before MCU reset is not guaranteed. <br> Initialization by the program should be required. | The value immediately before MCU Reset is not guaranteed. <br> Initialization by the program should be required. |
| Accumulator (A) |  |  |
| B register (B) |  |  |
| W register (W) |  |  |
| X/SPX register (X/SPX) |  |  |
| Y/SPY register ( $\mathrm{Y} / \mathrm{SPY}$ ) |  |  |
| RAM | The value immediately before MCU reset (the value immediately before executing stop instruction) is retained. | - ditto - |

- INTERNAL OSCILLATOR CIRCUIT

Fig. 11 gives internal oscillator circuit. The oscillator type can be selected from the followings; crystal resonator, or ceramic
filter resonator as shown in Table 13, In any cases, external clock operation is available.


Fig. 11 Internal Oscillator Circuit

Table 13 Oscillator Circuit Example

|  | Circuit configuration | Remarks |
| :---: | :---: | :---: |
| External clock operation | Oscillator |  |
| Ceramic filter resonator |  | Ceramic filter: CSA 4.00MG (Murata) <br> $R_{f}: \quad 1 M \Omega \pm 2 \%$ <br> $C_{1}: 30 \mathrm{pF} \pm 20 \%$ <br> $C_{2}$ : $30 \mathrm{pF} \pm 20 \%$ <br> Ceramic filter: CSA 6.00MG (Murata) $\begin{aligned} & R_{f}: 1 M \Omega \pm 2 \% \\ & C_{1}: 30 \mathrm{pF} \pm 20 \% \\ & C_{2}: 30 \mathrm{pF} \pm 20 \% \end{aligned}$ |
| Crystal resonator | ATcut parallel resonance crystal | Crystal: 4.194304 (MHz) <br> NC-18C (Nihon Denpa Kogyo) <br> $\mathrm{R}_{\mathrm{f}}: \quad 1 \mathrm{M} \Omega \pm 2 \%$ <br> $\mathrm{C}_{1}$ : $\quad 22 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: \quad 22 \mathrm{pF} \pm 20 \%$ <br> Crystal: $6.0(\mathrm{MHz})$ <br> $\mathrm{R}_{\mathrm{f}}: \quad 1 \mathrm{M} \Omega \pm 2 \%$ <br> $\mathrm{C}_{1}$ : $\quad 20 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: \quad 20 \mathrm{pF} \pm 20 \%$ <br> Crystal: A T cut parallel resonance crystal <br> $\mathrm{C}_{\mathrm{o}}$ : 7 pF max. <br> $\mathrm{R}_{\mathrm{S}}$ : $100 \Omega$ max. <br> f: $2.0 \sim 4.5 \mathrm{MHz}$ |

(Note 1) On the crystal and ceramic filter resonator, the upper circuit parameters are the one recommended by crystal or ceramic filter maker. The circuit parameters are changed by crystal, ceramic filter resonator and the floated capacitance in designing the board. In employing the resonator, please consult with the engineers of crystal or ceramic filyer maker to determine the circuit parameter.
(Note 2) Wiring among $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ and elements should be as short as possible, and never cross the other wirings. Refer to the layout of crystal and ceramic filter.


- LOW POWER DISSIPATION MODE

The MCU provides two low power dissipation modes, that is, a Standby mode and a Stop mode. Table 14 shows the function of the low power dissipation mode, and Fig. 13 shows the diagram of the mode transition.

Fig. 12 Layout of Crystal and Ceramic Filter
Table 14 Low Power Dissipation Mode Function

| Low Power Dissipation Mode | Instruction | Condition |  |  |  |  |  |  | Recovering method |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Oscillator circuit | Instruction execution | Register, Flag | Interrupt function | RAM | Input/ Output pin | Timer/ Counter |  |
| Standby mode | SBY instruction | Active | Stop | Retained | Active | Retained | Retained ${ }^{*}{ }^{2 \prime}$ | Active | RESET Input. Interrupt request |
| Stop mode | STOP instruction | Stop | Stop | RESET ${ }^{*} 1$ | Stop | Retained | High impedance | Stop | RESET Input |

*1) As the MCU recovers from STOP mode by RESET input, the contents of the flags and registers are initialized according to Table 12.
*2) As a $1 / O$ circuit is active, a $1 / O$ current possibly flows according the state of $1 / O$ pin. This is the additional current to the current dissipation in Standby Mode (ISBY1, ISBY2).


Fig. 13 MCU Operation Mode Transition

## - Standby Mode

The SBY instruction puts the MCU inte the Standby mode. In the Standby mode, the oscillator circuit is active and timer/
counter continues working. On the other hand, the CPU stops since the clock related to the instruction execution stops. Registers, RAM and Input/Output pins retain the state they had just before going into the Standby mode.

The Standby mode is canceled by the MCU reset or interrupt request. When canceled by the interrupt request, the MCU becomes an active mode and executes the instruction next to the SBY instruction. At this time, if the Interrupt Enable Flag is " 1 ", the interrupt is executed. If the Interrupt Enable Flag is " 0 ". the interrupt request is held on and the normal instruction execution continues.

Fig. 14 shows the flowchart of the Standby Mode.

## - Stop Mode

The STOP instruction brings the MCU into the Stop mode. In this mode the oscillator circuit and every function of the MCU stop.

The Stop mode is canceled by the MCU reset. At this time, as shown in Fig. 15, apply the RESET input for more than $t_{R C}$ to get enough oscillator stabilization time. (Refer to the "AC CHARACTERISTICS".) After the Stop mode is canceled, RAM retains the state it had just before going into the Stop mode after releasing stop mode by MCU reset, the values of the B registci, w register, X/SPX register, Y/SPY register, carry and serial data register are not guaranteed.


Fig. 14 MCU Operating Flowchart


Fig. 15 Stop Mode Cancel Timing Chart

## - RAM ADDRESSING MODE

As shown in Fig. 16, the MCU provides three RAM addressing modes; Register Indirect Addressing, Direct Addressing and Memory Register Addressing.

- Register Indirect Addressing

The combined 10 -bit contents of W Register. X Register and Y Register is used as the RAM address in this mode.

## - Direct Addressing

The direct addressing instruction consists of two words and the second word ( 10 bits) following Op-code (the first word) is used as the RAM address.

- Memory Register Addressing

The Memory Register Addressing can access 16 digits (Memory Register: MR) from $\$ 020$ to $\$ 02 \mathrm{~F}$ by using the LAMR and XMRA instruction.

(a) Register Indirect Addressing

(b) Direct Addressing

(c) Memory Register Addressing

Fig. 16 RAM Addressing Mode

ROM ADDRESSING MODE AND P INSTRUCTION
The MCU has four kinds of ROM addressing modes as shown in Fig. 17.

- Direct Addressing Mode

The program can branch to any addresses in the ROM memory space by using JMPL, BRL or CALL instruction. These instructions replace 14 -bit program counter (PC13 to PC0) with 14-bit immediate data.

## - Current Page Addressing Mode

ROM memory space is divided into 256 words in each page starting from $\$ 0000$. The program branches to the address in the same page using $B R$ instruction. This instruction replace the low-order eight bits of program counter (PC7 to PC0) with

8 -bit immediate data. The branch destination by BR instruction on the boundary between pages is given in Fig. 19.

## - Zero Page Addressing Mode

The program branches to the zero page subroutine area, which is located on the address from $\$ 0000$ to $\$ 003 \mathrm{~F}$, using CAL instruction. When CAL instruction is executed, 6-bit immediate data is placed in low-order six bits of program counter (PC5 to PC0) and " 0 's" are placed in high-order eight bits (PC13 to PC6).

## - Table Data Addressing

The program branches to the address determined by the contents of the 4 -bit immediate data, accumulator and $B$ register, using TBR instruction.

(a) Direct Addressing

(b) Current Page Addressing

(c) Zero Page Addressing

(d) Table Data Addressing

Fig. 17 ROM Addressing Mode

(a) Address Designation

(b) Pattern Output

Fig. 18 P Instruction

## - P Instruction

The $\mathbf{P}$ instruction refers ROM data addressed byTable Data Addressing. ROM data addressed also determine its destination. When bit 8 in referred ROM data is " 1 ", 8 bits of referred ROM


Fig. 19 The Branch Destination by BR Instruction on the Boundary between Pages
data are written into the accumulator and B Register. When bit 9 is " 1 ", 8 bits of referred ROM data are written into the R1 and R2 port output register. When both bit 8 and 9 are " 1 ", ROM data are written into the accummulator and B Register and also to the R1 and R2 port output register at a same time.

The $P$ instruction has no effect on the program counter.

- Description of the Branch Destination on Page Boundary.
When BR is on page boundary $(256 n+255)$, BR instruction transfers the contents of PC to the next page with hardware architecture. Therefore, the program branches to the next page when using BR on page boundary. The HMCS400 series cross macro assembler has automatic paging facility for ROM page.


## - INSTRUCTION SET

The HD614P180 provides 98 instructions. These instructions are classified into 10 groups as follows;
(1) Immediate Instruction
(2) Register-to-Register Instruction
(3) RAM Address Instruction
(4) RAM Register Instruction
(5) Arithmetic Instruction
(6) Compare Instruction
(7) RAM Bit Manipulation Instruction
(8) ROM Address Instruction
(9) Input/Output Instruction
(10) Control Instruction

Table 15. Immediate Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | WORD <br> CyCLE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Immediate | LAI i | $100011 i_{3} \mathrm{i}_{2} \mathrm{i}_{1} \mathrm{io}_{0}$ | $\boldsymbol{H}$ |  | 1/1 |
| Load B from Immediate | LBI i | $100000 i_{3} i_{2} i_{1} i_{0}$ | $\stackrel{-}{\square}$ |  | 1/1 |
| Load Memory from Immediate | LMID i,d | $011010 i_{3} i_{2} i_{1}$ io $d_{9} d_{6} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $\longmapsto M$ |  | 2/2 |
| Load Memory from Immediate, Increment $Y$ | LMIIY i | $101001 i_{3} i_{2} i_{1}$ io | $i \rightarrow M, Y+1 \rightarrow Y$ | NZ | 1/1 |

Table 16. Register-to-Register Instruction

| OPERATION | MNEMONIC | OPERATION |  |  |  |  |  | CO | ODE |  |  | FUNCTION | STATUS | WORD tycle |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from B | LAB | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | $B \rightarrow A$ |  | 1/1 |
| Load B from A | LBA | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | $A \rightarrow B$ |  | 1/1 |
| Load A from $Y$ | LAY | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | $Y \rightarrow A$ |  | 1/1 |
| Load A from SPX | LASPX | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | $S P X \rightarrow A$ |  | 11 |
| Load A from SPY | LASPY | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | SPY $\rightarrow$ A |  | 11 |
| Load A from MR | LAMR m | 1 | 0 | 0 | 1 | 1 | 1 |  |  | $m$ |  | $\mathrm{MR}(\mathrm{m}) \rightarrow \mathrm{A}$ |  | 1,1 |
| Exchange MR and A | XMRA m | 1 | 0 | 1 | 1 | 1 | 1 |  | , | , |  | MR(m) $\cdot \cdot \mathrm{A}$ |  | 1,1 |

Table 17. RAM Address Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | WORD CyCLE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load W from Immediate | LWI i | $00111100 i_{1} i_{0}$ | $\longrightarrow \mathrm{W}$ |  | $1 / 1$ |
| Load $X$ from Immediate | LXI i | $100010 i_{3} i_{2} i_{1}$ io | $\xrightarrow{\longrightarrow}$ |  | 1/1 |
| Load $Y$ from Immediate | LYI i | $100001 i_{3} i_{2} i_{1}$ io | $\xrightarrow{\longrightarrow} \mathrm{Y}$ |  | 1/1 |
| Load $X$ from $A$ | LXA | 0011101000 | $\mathrm{A} \longrightarrow \mathrm{X}$ |  | 1/1 |
| Load $Y$ from $A$ | LYA | 0011011000 | $\mathrm{A} \longrightarrow \mathrm{Y}$ |  | 1/1 |
| Increment $Y$ | IY | 0001011100 | $Y+1 \rightarrow Y$ | NZ | 1/1 |
| Decrement $Y$ | DY | 0011011111 | $Y-1 \rightarrow Y$ | NB | 1/1 |
| Add $A$ to $Y$ | AYY | 0001010100 | $Y+A \rightarrow Y$ | OVF | 1/1 |
| Subtract A from $Y$ | SYY | 0011010100 | $Y-A \rightarrow Y$ | NB | 1/1 |
| Exchange $X$ and SPX | XSPX | 0000000001 | $X+$ SPX |  | 1.1 |
| Exchange $Y$ and SPY | XSPY | 0000000010 | $Y$-SPY |  | 1/1 |
| Exchange $X$ and SPX, $Y$ and SPY | XSPXY | 0000000011 | $X \ldots S P X, Y+$ SPY |  | 1.1 |

Table 18. RAM Register Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | WORD <br> CyCle |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Memory | LAM (XY) | $00100100 y x$ |  |  | 1/1 |
| Load A from Memory | LAMD d |  | $\mathrm{M} \rightarrow \mathrm{A}$ |  | 2/2 |
| Load B from Memory | LBM (XY) | 00010000 yx |  |  | 1/1 |
| Load Memory from $A$ | LMA(XY) | 00100101 yx |  |  | 1/1 |
| Load Memory from A | LMAD d | $\left.\begin{array}{\|l\|lllllllll} \hline 0 & 1 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \end{array}\right)$ | $\mathrm{A} \rightarrow \mathrm{M}$ |  | 2/2 |
| Load Memory from A, Increment Y | LMAIY(X) | $000101000 \times$ | $A \rightarrow M, Y+1 \rightarrow Y(x \cdot \cdot s P x)$ | NZ | 1/1 |
| Load Memory from A, Decrement Y | LMADY(X) | $001101000 \times$ | $A \rightarrow M, Y-1 \rightarrow Y(x \cdot . s P X)$ | NB | 1/1 |
| Exchange Memory and $\mathbf{A}$ | XMA(XY) | 00100000 y |  |  | 1/1 |
| Exchange Memory and A | XMAD d |  | M $\rightarrow$ A |  | 2/2 |
| Exchange Memory and B | XMB(XY) | $00110000 y x$ |  |  | 1/1 |

Note) $(X Y)$ and $(X)$ have the meaning as follows:
(1) The instructions with ( $X Y$ ) have 4 mnemonics and 4 object codes for each. (example of LAM (XY) is given below.)

| MNEMONIC | $y$ | $x$ | FUNCTION |
| :---: | :---: | :---: | :---: |
| LAM | 0 | 0 |  |
| LAMX | 0 | 1 | $X \leftrightarrow S P X$ |
| LAMY | 1 | 0 | $Y \leftrightarrow S P Y$ |
| LAM $X Y$ | 1 | 1 | $X \leftrightarrow S P X, Y \leftrightarrow S P Y$ |

(2) The instructions with $(x)$ have 2 mnemonics and 2 object codes for each. (example of LMAIY $(X)$ is given below.)

| MNEMONIC | x | FUNCTION |
| :---: | :---: | :---: |
| LMAIY | 0 |  |
| LMAIYX | 1 | $\mathrm{X} \leftrightarrow \mathrm{SPX}$ |

Table 19. Arithmetic Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | $\xrightarrow{\text { WORD }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Add Immediate to A | AI i | $101000 i_{3} \mathrm{i}_{2} \mathrm{i}_{1}$ io | $A+i \rightarrow A$ | OVF | 1/1 |
| Increment B | IB | 0001001100 | $B+1 \rightarrow B$ | NZ | 1/1 |
| Decrement B | DB | 0011001111 | $B-1 \rightarrow B$ | NB | 1/1 |
| Decimal Adjust for Addition | DAA | 0010100110 |  |  | 1/1 |
| Decimal Adjust for Subtraction | DAS | 0010101010 |  |  | 1/1 |
| Negate A | NEGA | 0001100000 | $\bar{A}+1 \rightarrow A$ |  | 1/1 |
| Complement B | COMB | 0101000000 | $\bar{B} \rightarrow B$ |  | 1/1 |
| Rotate Right A with Carry | ROTR | 0010100000 |  |  | 1/1 |
| Rotate Left A with Carry | ROTL | 0010100001 |  |  | 1/1 |
| Set Carry | SEC | 0011101111 | $1 \rightarrow C A$ |  | 1/1 |
| Reset Carry | REC | 0011101100 | $0 \rightarrow C A$ |  | 1/1 |
| Test Carry | TC | 0001101111 |  | CA | 1/1 |
| Add A to Memory | AM | 0000001000 | $M+A \rightarrow A$ | OVF | 1/1 |
| Add A to Memory | AMD d |  | $M+A \rightarrow A$ | OVF | 2/2 |
| Add A to Memory with Carry | AMC | 0000011000 | $\begin{gathered} M+A+C A \rightarrow A \\ 0 V F \rightarrow C A \end{gathered}$ | OVF | 1/1 |
| Add A to Memory with Carry | AMCD d |  | $\begin{gathered} M+A+C A \rightarrow A \\ O V F \rightarrow C A \end{gathered}$ | OVF | 2/2 |
| Subtract A from Memory with Carry | SMC | 0010011000 |  | NB | 1/1 |
| Subtract A from Memory with Carry | SMCD d | $\begin{array}{llll} 0 & 1 & 1 & O_{0} \\ d_{9} & d_{8} & d_{7} & 1 \\ d_{6} & d_{5} & d_{4} d_{3} g_{2} g_{1} \end{array}$ | $\begin{gathered} M-A=C A \rightarrow A \\ N B+C A \end{gathered}$ | NB | 2/2 |
| OR A and B | OR | 0101000100 | $A \cup B \rightarrow A$ |  | $1 / 1$ |
| AND Memory with $A$ | ANM | 0010011100 | $A \cap M \rightarrow A$ | NZ | 1/1 |
| AND Memory with A | ANMD d |  | $A / I M \rightarrow A$ | NZ | 2/2 |
| OR Memory with $A^{\text {a }}$ | ORM | 0000001100 | $A \cup M \rightarrow A$ | NZ | 1/1 |
| OR Memory with A | ORMD d |  | $A_{i} \mathcal{M}^{\text {a }} \rightarrow \mathrm{A}$ | NZ | 2/2 |
| EOR Memory with A | EORM | 0000011100 | $A+M \rightarrow A$ | NZ | 1/1 |
| EOR Memory with A | EORMD d | $\begin{array}{\|llllllll\|} \hline 0 & 1 & 0 & 0 & 0 & 1 & 1 & 1 \end{array} A_{1}$ | $A+M \rightarrow A$ | NZ | 2/2 |

Table 20. Compare Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | $\begin{aligned} & \text { WORD/ } \\ & \text { CYCLE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Immediate Not Equal to Memory | INEM i | $000010 i_{3} i_{2} i_{1} i_{0}$ | $i \neq M$ | NZ | 1/1 |
| Immediate Not Equal to Memory | INEMD i.d | $010010 i_{3}$ ía $^{0}$ io $d_{9} d_{8} \mathrm{~d}_{7} \mathrm{~d}_{6} \mathrm{~d}_{5} \mathrm{~d}_{4} \mathrm{~d}_{3} \mathrm{~d}_{3} \mathrm{~d}_{2} \mathrm{~d}_{1} \mathrm{~d}_{0} \mathrm{~d}_{0}$ | $i \neq M$ | NZ | 2/2 |
| A Not Equal to Memory | ANEM | 0000000100 | $A \neq M$ | NZ | 1/1 |
| A Not Equal to Memory | ANEMD d |  | $A \neq M$ | NZ | 2/2 |
| B Not Equal to Memory | BNEM | 0001000100 | $B \neq M$ | NZ | $1 / 1$ |
| Y Not Equal to Immediate | YNEI i | $000111 i_{3} i_{2} i_{1} i_{0}$ | $Y \neq i$ | NZ | 1/1 |
| Immediate Less or Equal to Memory | ILEM i | $000011 i_{3} i_{2} i_{1}$ io | $i \leqq M$ | NB | 1/1 |
| Immediate Less or Equal to Memory | ILEMD i,d |  | $\boldsymbol{i} \leqq M$ | NB | 2/2 |
| A Less or Equal to Memory | ALEM | 0000010100 | $A \leqq M$ | NB | 1/1 |
| A Less or Equal to Memory | ALEMD d |  | $A \leqq M$ | NB | 2,2 |
| B Less or Equal to Memory | BLEM | 0011000100 | $B \leqq M$ | NB | 1/1 |
| A Less or Equal to Immediate | ALEI i | $101011 i_{3} i_{2} i_{1} i_{0}$ | A§ i | NB | 1/1 |

Table 21. RAM Bit Manipulation Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | $\begin{aligned} & \text { WORZ } \\ & \text { CYCLE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set Memory Bit | SEM $n$ | 00100001 nino | $1 \rightarrow M(n)$ |  | 1/1 |
| Set Memory Bit | SEMD n,d |  | $1 \rightarrow M(n)$ |  | 2/2 |
| Reset Memory Bit | REM $n$ | 00100010 nmo | $0 \rightarrow M(n)$ |  | 1/1 |
| Reset Memory Bit | REMD n,d |  | $\mathrm{O} \rightarrow \mathrm{M}(\mathrm{n})$ |  | 2/2 |
| Test Memory Bit | TM $n$ | 00100011 nino |  | $M(n)$ | 1/1 |
| $\underline{\text { Test Memory Bit }}$ | TMD n,d |  |  | $\mathrm{M}(\mathrm{n})$ | 2/2 |

Table 22. ROM Address Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Branch on Status 1 | BR - b | $11 \mathrm{~b}_{7} \mathrm{~b}_{6} \mathrm{~b}_{5} \mathrm{~b}_{4} \mathrm{~b}_{3} \mathrm{~b}_{2} \mathrm{~b}_{1} \mathrm{~b}_{0}$ |  | 1 | 1/1 |
| Long Branch on Status 1 | BRL u | $010111 \mathrm{p}_{3} \mathrm{p}_{2} \mathrm{p}_{1} \mathrm{p}_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Long Jump Unconditionally | JMPL u |  |  |  | 2/2 |
| Subroutine Jump on Status 1 | CAL a | $0111 a_{5} a_{4} a_{3} a_{2} a_{1} a_{0}$ |  | 1 | 1/2 |
| Long Subroutine Jump on Status 1 | CALL u |  |  | 1 | 2/2 |
| Table Branch | TBR p | $001011 \mathrm{p}_{3} p_{2} p_{1} p_{0}$ |  |  | 1/1 |
| Return from Subroutine | RTN | 0000010000 |  |  | 1/3 |
| Return from Interrupt | RTNI | 0000010001 | $\begin{array}{ll} 1 \rightarrow 1 / E \\ \text { CA RESTORE } \end{array}$ | ST | 1/3 |

Table 23. Input/Output Instruction

| OPERATION | MNEMONIC | OPERATION CODE |  |  |  |  |  | FUNCTION | STATUS | WORD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set Discrete I/O Latch | SED |  | 0 | 11 | 1 | 0 | 0100 | $1 \rightarrow \mathrm{D}(\mathrm{Y})$ |  | 1/1 |
| Set Discrete i/O Laich Direct | SEDD m |  | 0 | 11 | 1 | 0 | $m_{3} m_{2} m_{1} m_{0}$ | $1 \rightarrow \mathrm{D}(\mathrm{m})$ |  | 1/1 |
| Reset Discrete 1/O Latch | RED |  | 0 | 01 | 1 | 0 | 0100 | $0 \rightarrow D(Y)$ |  | 1/1 |
| Reset Discrete I/O Latch Direct | REDD m |  | 0 | 01 | 1 | 0 | $\mathrm{m}_{3} \mathrm{~m}_{2} \mathrm{~m}_{1} \mathrm{~m}_{0}$ | $0 \rightarrow \mathrm{D}(\mathrm{m})$ |  | 1/1 |
| Test Discrete 1/O Latch | TD |  | 0 | 11 | 1 | 0 | 0000 |  | D(Y) | 1/1 |
| Test Discrete I/O Latch Direct | TDD m |  | 0 | 10 | 1 | 0 | $m_{3} m_{2} m_{1} m_{0}$ |  | $D(m)$ | 1/1 |
| Load A from R-Port Register | LAR m |  | 0 | 01 | 0 | 1 | $m_{3} m_{2} m_{1} m_{0}$ | $R(m) \rightarrow A$ |  | 1/1 |
| Load B from R-Port Register | LBR m |  | 0 | 01 | 0 | 0 | $m_{3} m_{2} m_{1} m_{0}$ | $\mathrm{R}(\mathrm{m}) \rightarrow B$ |  | 1/1 |
| Load R-Port Register from $A$ | LRA m |  | 0 | 11 | 0 | 1 | $m_{3} m_{2} m_{1} m_{0}$ | $A \rightarrow R(m)$ |  | 1/1 |
| Load R-Port Register from B | LRB m |  | 0 | 11 | 0 | 0 | $m_{3} m_{2} m_{1} m_{0}$ | $B \rightarrow R(m)$ |  | 1/1 |
| Pattern Generation | $\mathrm{P} \quad \mathrm{p}$ |  | 01 | 10 | 1 | 1 | $p_{3} p_{2} p_{1} p_{0}$ |  |  | 1/2 |

Table 24. Control Instruction

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | WORD <br> CYCLE |
| :--- | :---: | :---: | :---: | :---: | :---: |
| No Operation | NOP | 0000000000 |  |  | $1 / 1$ |
| Stand-by Mode | SBY | 0101001100 |  | $1 / 1$ |  |
| Stop Mode | STOP | 0101001101 |  | $1 / 1$ |  |

(Note) HD614P180 has not serial Interface, so STS (start serial) cannot be used. If used STS, its operation equals to NOP.

Table 25. OP-Code Map


- PRECAUTION TO USE THE EPROM ON-PACKAGE 4 BIT SINGLE CHIP MICROCOMPUTER
Please pay attention to the followings, since this MCU has special structure with pin socket on the package.
(1) Don't apply high static voltage or surge voltage over MAX IMUM RATINGS to the socket pins as well as the LSI pins.
If not, that may cause permanent damage to the device.
(2) When using this in production like mask ROM type single chip microcomputer, pay attention to the followings to keep the good contact between the EPROM pins and socket pins.
(a) When soldering the LSI on a print circuit board, the recommended condition is

Temperature: lower than $250^{\circ} \mathrm{C}$
Time : within 10 sec .
Over time/temperature may cause the bonding solder of socket pin to melt and the socket pin may drop.
(b) Note that the detergent or coating will not get in the socket during flux washing or board coating after soldering, because that may cause bad effect on socket contact.
(c) Avoid permanent application of this under the condition of vibratory place and system.
(d) The socket, inserted and pulled repeatedly loses its contactability. It is recommended to use new one when applied in production.

Table 26. Difference between the HD614P180 and HMCS412C

| $\qquad$ |  | HD614P180 | HMCS412AC | HMCS412C | HMCS412CL | HMCSS 14AC | HMCS414C | HMCS414CL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum instruction execution time |  | $1.33 \mu \mathrm{~s}$ | $1.33 \mu \mathrm{~s}$ | $2 \mu \mathrm{~s}$ | $4 \mu \mathrm{~s}$ | $1.33 \mu \mathrm{~s}$ | $2 \mu \mathrm{~s}$ | $4 \mu \mathrm{~s}$ |
| Power supply voltage |  | $4.5 \sim 5.5 \mathrm{~V}$ | $4.5 \sim 6 \mathrm{~V}$ | $3.5 \sim 6 \mathrm{~V}$ | $2.5 \sim 6 \mathrm{~V}$ | $4.5 \sim 6 \mathrm{~V}$ | $3.5 \sim 6 \mathrm{~V}$ | $2.5 \sim 6 \mathrm{~V}$ |
| ROM |  | 4,096 words $\times 10$ bits (using standard EPROM 2764) <br> - 8,192 words $\times 10$ bits (using stndard EPROM 27128) | 2,048 words $\times 10$ bits Mask ROM |  |  | 4,096 words $\times 10$ bits Mask ROM |  |  |
| RAM |  | 576 digits $\times 4$ bits | 160 digits $\times 4$ bits |  |  | 256 digits $\times 4$ bits |  |  |
| 1/O pin circuit | Standard pins | All pins are "without pull-up MOS (NMOS open drain)". | Each pin selects "without pull-up MOS (NMOS open drain)","with pull-up MOS", or "CMOS". |  |  |  |  |  |
|  | High voltage pins | All pins are "without pull-down MOS (PMOS open drain)" | Each pin selects "without pull-down MOS (PMOS open drain)" or "with pull-down MOS". |  |  |  |  |  |
| Clock generator |  | Crystal resonator or ceramic filter resonator | Crystal resonator, ceramic filter resonator, or resistance oscillator |  |  |  |  |  |
| Package |  | 42-pin EPROM on package. The base chip pins are compatible with those of the HMCS412C | 42-pin dual in line package (DP-42) Shrink type 42-pin dual in Ine package (DP-42S) 44-pin flat plastic package (FP-44A) |  |  |  |  |  |
|  | Type | DC-42P | DP-42 |  | DP-42S |  | FP-44A |  |
|  | Occupied area (mm) | $19 \times 52.8$ | $13.4 \times 52.8$ |  | $14 \times 37.4$ |  | $17.2 \times 17.2$ |  |
|  | High from stand-off | 7.5 (max.) <br> EPROM on package | 5.08 (max.) |  | 5.08 (max.) |  | 2.9 (max.) |  |

## HD40P4281/HD40P42161

## Description

The HD40P4281/HD40P42161 are 4-bit single chip microcomputers which can mount a standard EPROM 2764/27128 for program memory.
The HD40P4281 is pin-compatible with the mask ROM type HMCS424, but has some differences with it as shown in Table 33. By modifying the program in the EPROM, it can be used for the evaluation of the HMCS424 or for small-scale production.

## Features

- 4-bit architecture
- Application to 4096,8192 words of 10 bits EPROM 4096 words $\cdots \cdots$......HN482764, HN27C64 8192 words .........HN4827128
- 992 digits of 4-bit RAM
- $36 \mathrm{I} / \mathrm{O}$ pins, including 24 high-voltage I/O pins ( 40 V max)
- 2 Timer/counter
-11-bit prescaler
-8-bit free running timer/counter
-8-bit auto-reload timer/event counter
- Clock synchronous 8-bit serial interface
- Five interrupt sources
-External: 2
-Timer/counter: 2
-Serial interface: 1
- Subroutine stack
-Up to 16 levels including interrupts
- Minimum instruction execution time $-0.89 \mu \mathrm{~s}$
- Low power dissipation modes
-Standby: Stops instruction execution while allowing clock oscillation and interrupt functions to operate.
-Stop: Stops instruction execution and clock oscillation while retaining RAM data.
- On-chip oscillator
-Crystal or ceramic filter (externally drivable)
- Package

42-pin dual in-line ceramic, EPROM onpackage

- Instruction set compatible with HMCS424;
101 instructions
- High programming efficiency with 10-bit/ word ROM: 79 single-word instructions
- Direct branch to all RAM areas
- Direct or indirect addressing of all RAM areas
- Subroutine nesting up to 16 levels includ-


## -Under Development-

ing interrupts

- Binary and BCD arithmetic operations
- Powerful logical arithmetic operations
- Pattern generation-table lookup capabil-
ity
- Bit manipulation for both RAM and I/O


## Program Development Support Tools

- Cross assembler and simulator sof́tware for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PC

Recommended Applicable EPROM
Program Memomy

| Type No. | Capacity | fosc ( $\mathrm{MHz}^{\text {) }}$ | EPROM Type No. |
| :---: | :---: | :---: | :---: |
| HD40P4281 | 4096 words | 4 | HN27C64-30 |
|  |  |  | HN482764-3 |
|  |  | 8 | HN27C64G-15 |
|  | 8192 words | 4 | HN4827128-45 |
|  |  | 8 | HN4827128A-17 |
| HD40P42161 | 16384 words | 4 | HN27256-30 |
|  |  | 8 | HN27256-25 |

## Pin Arrangement

## HD4OP4281


(DC-42P)
(Top View)

HD4OP42161

(DC-42P)
(Top View)

## Block Diagram



## Pin Description

## GND, VCc, $V_{\text {disp }}$ (Power)

These are the power supply pins for the MCU. Connect the GND to the ground ( 0 V ) and apply the $V_{C C}$ power supply voltage to the $\mathrm{V}_{\text {CC }}$ pin. The $\mathrm{V}_{\text {disp }}$ pin (multiplexed with $\mathrm{RA}_{1}$ ) is a power supply for high-voltage I/O pins with maximum voltage of $40 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{CC}}-40 \mathrm{~V}\right)$. For details, see Input/Output section.

## TEST (Test)

$\overline{T E S T}$ is for test purposes only. Connect it to $V_{C C}$.

## RESET (Reset)

RESET resets the MCU. For details, see Reset section.

## OSC $_{1}$, OSC $_{2}$ (Oscillator Connections)

$\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ are input pins for the internal oscillator circuit. They can be connected to a crystal resonator, ceramic filter resonator, or external oscillator circuits. For details, see Internal Oscillator Circuit section.

## $D_{0}-D_{14}$ (D Port)

The $D$ port is an input/output port addressed by the bit. These 16 pins are all input/output pins. $D_{0}$ to $D_{3}$ are standard and $D_{4}$ to $D_{14}$ are
high-voltage pins: The circuit type for each pin can be selected using a mask option. For details, see Input/Output section.
 R43, RA1 (R Ports)

R0 to R4 are 4-bit I/O ports. RA is a 1-bit port. R0 is an output port, RA an input port, and R1 to R4 I/O ports. R0, R1, R2, and RA are highvoltage ports, and R3 and R4 are standard ports. Each pin has a mask option which selects its circuit type. The pins $\mathrm{RH}_{2}, \mathrm{R}_{3}, \mathrm{R} 4_{0}$. $\mathrm{R} 4_{1}$ and $\mathrm{R} 4_{2}$ are multiplexed with $\mathrm{INT}_{0}, \mathrm{INT}_{1}$, $\overline{\mathrm{SCK}}, \mathrm{SI}$ and SO respectively. For details, see Input/ Output section.

## $\overline{\text { INT }}_{0}, \overline{\text { INT }}_{1}$ (Interrupts)

$\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ are external interrupts for the $\mathrm{MCU} . \overline{\mathrm{INT}}_{1}$ can be used as an external event input pin for timer $B$. $\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ are multiplexed with $\mathrm{R} 3_{2}$ and $\mathrm{R} 3_{3}$ respectively. For details, see Interrupt section.

## SCK, SI, SO

The transfer clock I/O pin (SCK), serial data input pin (SI) and serial data output pin (SO) are used for serial interface. $\overline{\text { SCK, SI, and SO }}$ are multiplexed with $R 4_{0}, R 4_{1}$ and $R 4_{2}$ respectively. For details, see Serial interface.

## Functional Description

## ROM Memory Map

ROM is described in the following paragraphs and the ROM memory map (figure 1).

Vector Address Area (\$0000 to \$000F): Locations $\$ 0000$ through $\$ 000 F$ are reserved for JMPL instructions to branch to the starting address of the initialization program and of the interrupt service programs. After reset or interrupt routine is serviced, the program is executed from the vector address.

Zero-Page Subroutine Area ( $\mathbf{\$ 0 0 0 0}$ to \$003F): Locations $\$ 0000$ through $\$ 003 \mathrm{~F}$ are reserved for subroutines. CAL instructions branch to subroutines.

Pattern Area ( $\mathbf{\$ 0 0 0 0}$ to $\mathbf{\$ 0 F F F}$ ): Locations $\$ 0000$ through $\$ 0 \mathrm{FFF}$ are reserved for ROM data. $P$ instructions allow referring to the ROM data as a pattern.

## Program Area \$0000 to \$1FFF : HD40P4281 \$0000 to \$3FFF: HD40P42161

## RAM Memory Map

The MCU includes 992 digits of 4-bits RAM as the data and stack area. In addition to these areas, interrupt control bits and special function registers are also mapped on the RAM memory space. RAM memory map (figure 2) is described in the following paragraphs.

Interrupt Control Bit Area ( $\mathbf{\$ 0 0 0}$ to $\mathbf{\$ 0 0 3 ) :}$ The interrupt control bit area (figure 3) is used for interrupt controls. It is accessable only by a RAM bit manipulation instruction. However, the interrupt request flag cannot be set by software. The RSP bit is used only to reset the stack pointer.

Special Function Registers Area ( $\mathbf{\$ 0 0 4}$ to \$00B): The special function registers are the mode or data registers for the external interrupt, the serial interface, and the timer/ counter. These registers are classified into
three types: write-only, read-only, and read/ write as shown in figure 2. These registers cannot be accessed by RAM bit manipulation instructions.

(HD4OP42161)

$$
\text { EPROM Address } \quad \text { MCU ROM Address }
$$


(HD40P4281)

Figure 1. ROM Memory Map

*Two registers are mapped on same address.
R : Read Only W : Write Only R/W: Read/Write


Figure 2. RAM Memory Map


Figure 3. Configuration of Interrupt Control Bit Area

Data Area ( $\mathbf{\$ 0 2 0}$ to \$3BF): 16 digits of $\$ 020$ through $\$ 02 \mathrm{~F}$ are called memory registers (MR) and are accessible by LAMR and XMRA instructions (figure 4).

Stack Area (\$3C0 to \$3FF): Locations \$3C0 through \$3FF are reserved for LIFO stacks to save the contents of the program counter (PC), status (ST) and carry (CA) when subroutine call (CAL-instruction, CALLinstruction) and interrupts are serviced. This area can be used as a 16 nesting level stack in which one level requires 4 digits. Figure 4 shows the save condition. The program counter is restored by RTN and RTNI instructions. Status and carry are restored only by RTNI instruction. This area, when not used for a stack, is available as a data area.

## Registers and Flags

The MCU has nine registers and two flags for the CPU operations (figure 5).

Accumulator (A), B Register (B): The 4-bit accumulator and $B$ register hold the results of the arithmetic logic unit (ALU), and transfer data to/from memories, I/O, and other registers.

W Register (W), X Register (X), Y Register ( $\mathbf{Y}$ ): The W register is a 2 -bit, and the X
and Y registers are 4 -bit registers used for indirect addressing of RAM. The $Y$ register is also used for D port addressing. The W register is a write-only register.

SPX Register (SPX), SPY Register (SPY): The 4 -bit registers SPX and SPY are used to assist the X and Y registers respectively.

Carry (CA): The carry (CA) stores the overflow from ALU generated by an arithmetic operation. It is also affected by SEC, REC, ROTL and ROTR instructions.

During interrupt servicing, carry is pushed onto the stack. It is restored by a RTNI instruction, but not by a RTN instruction.

Status (ST): The status (ST) holds the ALU overflow, ALU non-zero, and the results of bit test instruction for the arithmetic or compare instructions. It is a branch condition of the BR, BRL, CAL, or CALL instructions. The value of the status remains unchanged until the next arithmetic, compare, or bit test instruction is executed. Status becomes 1 after the BR, BRL, CAL, or CALL instruction whether it is executed or skipped. During interrupt servicing, status is pushed onto the stack and restored back from the stack by a RTNI instruction, but not by a RTN instruction.

| Memory Registers |  |  |
| :---: | :---: | :---: |
| 32 | MR(0) | \$020 |
| 33 | MR(1) | \$021 |
| 34 | MR(2) | \$022 |
| 35 | MR(3) | \$023 |
| 36 | MR(4) | 024 |
| 37 | MR(5) | 25 |
| 38 | MR(6) | 26 |
| 39 | MR(7) | 27 |
| 40 | MR(8) | 28 |
| 41 | MR(9) | 29 |
| 42 | MR(10) | 2A |
| 43 | MR(11) | 20 ${ }^{\text {B }}$ |
| 44 | MR(12) | 2 C |
| 45 | MR(13) | 2D |
| 46 | MR(14) | \$02E |
| 47 | MR(15) | 02F |



Figure 4. Configuration of Memory Register, Stack Area and Stack Position

Program Counter (PC): The program counter is a 14 -bit binary counter which controls the sequence in which the instructions stored in ROM are executed.

Stack Pointer (SP): The stack pointer (SP) is used to point the address of the next stacking area (up to 16 levels).

The stack pointer is initialized to RAM address $\$ 3 F F$. It is decremented by 4 when data is pushed onto the stack, and incremented by 4 when data is restored from it. The stack can only be used up to 16 levels deep because the upper 4 bits of the stack pointer are fixed at 1111.

The stack pointer is initialized to $\$ 3 F F$ by either MCU reset or the RSP bit reset by a REM/REMD instruction.

## Interrupt

Five interrupt sources are available on the MCU: external requests ( $\overline{\mathrm{INT}}_{0}, \mathrm{INT}_{1}$ ), timer/ counter (timer A, timer B), and serial interface
(serial). For each source, an interrupt request flag (IF), interrupt mask (IM) and interrupt vector addresses are provided to control and maintain the interrupt request. The interrupt enable flag (IE) is also used to control an interrupt operations.

Interrupt Control Bits and Interrupt Service: The interrupt control bits are mapped on $\$ 000$ through $\$ 003$ of the RAM space. They are accessible by RAM bit manipulation instructions. (The interrupt request flag (IF) cannot be set by software.) The interrupt enable flag (IE) and IF are cleared to 0 , and the interrupt mask (IM) is set to 1 at initialization by MCU reset.

Figure 6 is a block diagram of the interrupt control circuit. Table 1 shows the interrupt priority and vector addresses, and table 2 shows the interrupt conditions corresponding to each interrupt source.

The interrupt request is generated when the IF is set to 1 and IM is 0 . If the IE is 1 at this time, the interrupt will be activated and


Figure 5. Registers and Flags

Table 1. Vector Addresses and Interrupt Priority

| Reset, Interrupt | Priority | Vector addresses |
| :--- | :--- | :--- |
| RESET | - | $\$ 0000$ |
| $\overline{\mathrm{INT}_{0}}$ | 1 | $\$ 0002$ |
| $\overline{\mathrm{NT}}_{1}$ | 2 | $\$ 0004$ |
| Timer A | 3 | $\$ 0006$ |
| Timer B | 4 | $\$ 0008$ |
| SERIAL | 5 | $\$ 000 \mathrm{C}$ |



Figure 6. Interrupt Control Circuit Block Diagram
vector addresses will be generated from the priority PLA corresponding to the interrupt sources.

Figure 7 shows the interrupt service sequence, and figure 8 shows the interrupt service flowchart. If an interrupt is requested, the instruction being executed finishes in the first cycle. The IE is reset in the second cycle. In the second and third cycles, the carry, status and program counter are pushed onto the stack. In the third cycle, the instruction is re-executed after jumping to the vector address.

In each vector address, program a JMPL instruction to branch to the starting address of the interrupt service program. The IF which caused the interrupt service must be reset by software in the interrupt service program.

Interrupt Enable Flag (I/E: \$000 bit 0): The interrupt enable flag enables/disables interrupt requests as shown in table 3 . It is reset by interrupt servicing and set by the RTNI instruction.

External Interrupts ( $\overline{\text { INT }}_{0}, \overline{\text { INT }}_{1}$ ): The external interrupt request inputs ( $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}$ )

Table 2. Conditions of Interrupt Service

| Interrupt Control Bit | $\overline{\text { INT}}_{\mathbf{0}}$ | $\overline{\mathbf{I N T}}_{\mathbf{1}}$ | Timer A | Timer B | Serial |
| :--- | :--- | :--- | :--- | :--- | :--- |
| I/E | 1 | 1 | 1 | 1 | 1 |
| IFO $\cdot \overline{\mathrm{IMO}}$ | 1 | 0 | 0 | 0 | 0 |
| IF1 $\cdot \overline{\mathrm{IM1}}$ | $*$ | 1 | 0 | 0 | 0 |
| IFTA $\cdot \overline{\mathrm{MMTA}}$ | $*$ | $*$ | 1 | 0 | 0 |
| IFTB $\cdot \overline{\mathrm{IMTB}}$ | $*$ | $*$ | $*$ | 1 | 0 |
| IFS $\cdot \overline{\mathrm{IMS}}$ | $*$ | $*$ | $*$ | 1 |  |



Figure 7. Interrupt Servicing Sequence
can be selected by the port mode register (PMR: \$004). Setting bit 3 and bit 2 of PMR causes $\mathrm{R}_{3} / \mathrm{INT}_{1}$ pin and $\mathrm{R}_{2} / \mathrm{INT}_{0}$ pin to be used as $\overline{\mathrm{INT}}_{1}$ pin and $\overline{\mathrm{INT}}_{0}$ pin respectively.

The external interrupt request flags (IF0, IF1) are set at the falling edge of $\mathrm{INT}_{0}$ and $\mathrm{INT}_{1}$ inputs. (Refer to table 4.)

The $\overline{\mathrm{INT}}_{1}$ input can be used as a clock signal input to timer B. Then, timer B counts up at each falling edge of the $\overline{\mathrm{INT}}_{1}$ input. When using $\mathrm{INT}_{1}$ as timer B external event input, external interrupt mask (IM1) has to be set so that the interrupt request by $\overline{\mathrm{INT}}_{1}$ will not be accepted. (Refer to table 5.)

External Interrupt Request Flags (IFO: \$000 bit 2, IF1: \$001 bit 0): The external interrupt request flags (IF0, IF1) are set at the falling edge of the $\mathrm{INT}_{0}$, and $\mathrm{INT}_{1}$ inputs respectively.

External Interrupt Masks (IMO: \$000 bit 3, IM1: \$001 bit 1): The external interrupt masks mask the external interrupt requests.

Port Mode Register (PMR: \$004): The port mode register is a 4-bit write-only register which controls the $\mathrm{R}_{2} / \overline{\mathrm{INT}}_{0}$ pin, $\mathrm{R}_{3} / \overline{\mathrm{INT}}_{1}$ pin, $\mathrm{R} 4_{1} / \mathrm{SI}$ pin, and $\mathrm{R} 4_{2} / \mathrm{SO}$ pin as shown in table 6. The port mode register will be initialized to $\$ 0$ by MCU reset. These pins are therefore initially used as ports.

Table 3. Interrupt Enable Flag

| Interrupt Enable Flag | Interrupt Enable/Disable |
| :--- | :--- |
| $\mathbf{0}$ | Disable |
| $\mathbf{1}$ | Enable |

Table 4. External Interrupt Request Flag

| External Interrupt Request Flags | Interrupt Requests |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Table 5. External Interrupt Mask

| External Interrupt Masks | Interrupt Requests |
| :--- | :--- |
| 0 | Enable |
| 1 | Disable (masks) |

Table 6. Port Mode Register

| PMR3 | $\mathbf{R 3}_{\mathbf{3}} / \overline{\mathbf{I N T}}_{\mathbf{1}}$ Pin |
| :--- | :--- |
| 0 | Used as $\mathrm{R}_{3}$ port input/output pin |
| 1 | Used as $\overline{\mathrm{INT}}_{1}$ input pin |


| $\mathbf{P M R 2}$ | $\mathbf{R 3}_{2} / \overline{\mathbf{N T}}_{\mathbf{0}} \mathbf{P i n}$ |
| :--- | :--- |
| 0 | Used as $\mathrm{R}_{2}$ port input/output pin |
| $\mathbf{1}$ | Used as $\overline{\mathrm{INT}}_{0}$ input pin |


| PMR1 | $\mathbf{R 4}_{1} / \mathbf{S I}$ Pin |
| :--- | :--- |
| 0 | Used as R4 1 port input/output pin |
| 1 | Used as SI input pin |


| PMRO | R42/SO $\mathbf{P i n}$ |
| :--- | :--- |
| 0 | Used as R42 port input/output pin |
| $\mathbf{1}$ | Used as SO output pin |



Figure 8. Interrupt Servicing Flowchart

## Serial Interface

The serial interface is used to transmit/ receive 8 -bit data serially. This consists of the serial data register, the serial mode register, the octal counter and the multiplexer as illustrated in figure 9. Pin R40/SCK and the transfer clock signal are controlled by the serial mode register. The contents of the serial data register can be written into or read out by software. The data in the serial data register can be shifted synchronously with the transfer clock signal.
STS instruction is used to initiate serial interface operations and to reset the octal counter to $\$ 0$. The counter starts to count at the falling edge of the transfer clock ( $\overline{\mathrm{SCK}}$ ) signal and increments by one at the rising edge of the SCK. When the octal counter is reset to $\$ 0$ after eight transfer clock signals, or when a transmit/receive operation is discontinued by resetting the octal counter, the serial interrupt request flag will be set.

Serial Mode Register (SMR: S005): The 4bit write-only serial mode register controls the $\mathrm{R} 40 / \overline{\mathrm{SCK}}$, prescaler divide ratio, and
transfer clock source as shown in table 7.
The write signal to the serial mode register controls the operating state of the serial interface.
The write signal to the serial mode register stops the serial data register and octal counter from applying transfer clock, and it also resets the octal counter to $\$ 0$ simultaneously. Therefore, when the serial interface is in the transfer state, the write signal causes the serial mode register to cease the data transfer and to set the serial interrupt request flag.
Contents of the serial mode register will be changed on the second instruction cycle after writing into the serial mode register. Therefore, it will be necessary to execute the STS instruction after the data in the serial mode register has been changed completely. The serial mode register will be reset to $\$ 0$ by MCU reset.

Serial Data Register (SDR: \$006, SRU: \$007): The 8-bit read/write serial data register consists of a low-order digit (SRL: \$006) and a high-order digit (SRU: \$007).
The data in the serial data register will be


Figure 9. Serial Interface Block Diagram

## HITACHI

output from the SO pin, from LSB to MSB, synchronously with the falling edge of the transfer clock signal. At the same time, external data will be input from the SI pin to the serial data register, to MSB first, synchronously with the rising edge of the transfer clock. Figure 10 shows the I/O timing chart for the transfer clock signal and the data.
The read/write operations of the serial data register should be performed after the completion of data transmit/receive. Otherwise the data may not be guaranteed.

Serial Interrupt Request Flag (IFS: \$003 bit 0): The serial Interrupt request flag will be set when the octal counter counts eight
transfer clock signals, or when data transfer is discontinued by resetting the octal counter. Refer to table 8.

Serial Interrupt Mask (IMS: \$003 bit 1): The serial Interrupt mask masks the interrupt request. Refer to table 9.

Selection and Change of the Operation Mode: Table 10 shows the serial interface operation modes which are determined by a combination of the value in the port mode register and that in the serial mode register. Initialize the serial interface by the write signal to the serial mode register, when the operation mode is changed.

Table 7. Serial Mode Register

| $\mathbf{S M R 3}$ | $\mathbf{R 4} \mathbf{0} / \overline{\mathbf{S C K}}$ |
| :--- | :--- |
| 0 | Used as R4o port input/output pin |
| 1 | Used as $\overline{\text { SCK input/output pin }}$ |

Transfer Clock

| SMR2 | SMR1 | SMRO | Transfer Clock |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | R40/ $\overline{\text { SCK }}$ Port | Clock Source | Prescaler Divide Ratio | System Clock Divide Ratio |
| 0 | 0 | 0 | $\overline{\text { SCK }}$ <br> Output | Prescaler | $\div 2048$ | $\div 4096$ |
| 0 | 0 | 1 | SCK Output | Prescaler | $\div 512$ | $\div 1024$ |
| 0 | 1 | 0 | SCK <br> Output | Prescaler | $\div 128$ | $\div 256$ |
| 0 | 1 | 1 | $\overline{S C K}$ <br> Output | Prescaler | $\div 32$ | $\div 64$ |
| 1 | 0 | 0 | SCK Output | Prescaler | $\div 8$ | $\div 16$ |
| 1 | 0 | 1 | SCK <br> Output | Prescaler | $\div \quad 2$ | $\div 4$ |
| 1 | 1 | 0 | SCK Output | System Clock | - | $\div 1$ |
| 1 | 1 | 1 | SCK <br> Input | External Clock | - | - |

Operating State of Serial Interface: The serial interface has three operating states, the STS waiting state, SCK waiting state, and transfer state, as shown in figure 11.
The STS waiting state is the initialization state of the serial interface internal state. The serial interface enters this state in one of two ways: either by changing the operation mode through a change in the data in the port mode register, or by writing data into the serial mode register. In this state, the serial interface does not operate even if the transfer clock is applied. If an STS instruction is executed, the serial interface shifts to SCK waiting state.
In this state the falling edge of the first transfer clock causes the serial interface shift to transfer state, while the Octal Counter counts-up and the serial data register shifts simultaneously. As an exception, if the clock continuous output mode is selected, the serial interface stays in SCK waiting state while the
transfer clock outputs continuously. The octal counter becomes 000 again by 8 transfer clocks or by execution of STS instruction, so that the serial interface returns to SCK waiting state, and the serial interrupt request flag is set simultaneously.
When the internal transfer clock is selected, the transfer clock output is triggered by the execution of an STS instruction, and stops after 8 clocks.

Example of Transfer Clock Eirror Detection: The serial interface functions abnormally when the transfer clock is disturbed by external noises. In this case, transfer clock error can be detected by the procedure shown in figure 12.
If more than 8 transfer clocks are applied in the SCK waiting state, the state of the serial interface shifts as the following sequence: first, transfer state, second, SCK waiting state and third, transfer state again. The serial

Table 8. Serial Interrupt Request Flag

| Serial Interrupt Request Flag | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Table 9. Serial Interrupt Mask

| Serial Interrupt Mask | Interrupt Request |
| :--- | :--- |
| 0 | Enable |
| 1 | Disable (Mask) |

Table 10. Serial Interface Operation Mode

| SMR3 | PMR1 | PMR0 | Serial Interface <br> Operating Mode |
| :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | Clock Continuous <br> Output Mode |
| 1 | 0 | 1 | Transmit Mode |
| 1 | 1 | 0 | Receive Mode |
| 1 | 1 | 1 | Transmit/Receive <br> Mode |



Figure 10. Serial Interface I/O Timing Chart

## HITACHI

Change PMR means the change of
operation mode as below:


Figure 11. Serial Interface Operation State


Figure 12. Example of Transfer Clock Error Detection

Interrupt flag should be reset before entering into the STS state by writing data to SMR. This procudure causes the serial Interface Request Flag to be set again.

## Timer

The MCU contains a prescaler and a timer/ counter (timer A, timer B, figure 13) whose functions are the same as HMCS424C's. The prescaler is an 11-bit binary counter, timer A an 8-bit free-running timer/counter and timer B is an 8-bit auto-reload timer/event counter.

Prescaler: The input to the prescaler is a system clock signal. The prescaler is initialized to $\$ 000$ by MCU reset, and it starts to count up the system clock signal as soon as RESET input goes to logic 0 . The prescaler keeps counting up except in MCU reset and stop mode. The prescaler provides clock signals to timer A, timer B, and the serial interface. The prescaler divide ratio is selected by the timer mode register A (TMA), timer mode register B (TMB), and serial mode register (SMR).

Timer A Operation: After timer A is initialized to $\$ 00$ by MCU reset, it counts up at every clock input signal. When the next clock signal is applied after timer $A$ is counted up to $\$ F F$, timer $A$ is set to $\$ 00$ again, and generating overflow output. This leads to setting timer A interruput request flag (IFTA: $\$ 001$, bit 2) to 1 . Therefore, this timer can function as an interval timer periodically generating overflow output at every 256 th clock signal input.
The clock input signals to timer A are selected by the timer mode register A (TMA: $\$ 008)$.

Timer B Operation: The timer mode register B (TMB: \$009) selects the auto-reload function, input clock source, and the prescaler divide ratio for timer B. When the external event input is used as an input clock signal to timer B , select $\mathrm{R} 3_{3} / \mathrm{INT}_{1}$ as $\mathrm{INT}_{1}$ and set the external interrupt mask (IM1) to prevent an external interrupt request from occurring.

Timer $B$ is initialized according to the data written into the timer load register by soft-


Figure 13. Timer Block Diagram
ware. Timer B counts up at every clock input signal. When the next clock signal is applied to timer B after it is set to \$FF, it will generate an overflow output. In this case, if the autoreload function is selected timer $B$ is initialized according to the value of the timer load register. If it is not selected, timer B goes to \$00. The timer B interrupt request flag (IFTB: $\$ 002$ bit 0) will be set at this overflow output.

Timer Mode Register A (TMA: S008): The timer mode register $A$ is a 3 -bit write-only register. The TMA controls the prescaler divide ratio of timer A clock input, as shown in Table 11.
The timer mode register A is initialized to \$0 by MCU reset.

Timer Mode Register B (TMB: \$009): The timer mode register B (TMB) is a 4-bit writeonly register which selects the auto-reload function, the prescaler divide ratio, and the source of the clock input signal, as shown in table 12. The timer mode register $B$ is initialized to $\$ 0$ by MCU reset.

The operation mode of timer B changes at the second instruction cycle after the timer mode register $B$ is written to. Initialization of timer $B$ by writing data into the timer load register should be performed after the contents of

TMB are changed. Configuration and function of timer mode register $B$ is shown in figure 14.

Timer $B$ (TCBL: S00A, TCBU: SOOB, TLRL: SOOA, TLRU: \$00B): Timer B consists of an 8bit write-only timer load register, and an 8-bit read-only timer/event counter. Each of them has a low-order digit (TCBL: \$00A, TLRL: \$00A) and a high-order digit (TCBU: \$00B, TLRU: \$00B). (Refer to figure 2.)

The timer/event counter can be initialized by writing data into the timer load register. In this case, write the low-order digit first, and then the high-order digit. The timer/event counter is initialized when the high-order digit is written. The timer load register is initialized to $\$ 00$ by the MCU reset.

The counter value of timer B can be obtained by reading the timer/event counter. In this case, read the high-order digit first, and then the low-order digit. The count value of the low-order digit is latched at the time when the high-order digit is read.

Timer A Interrupt Request Flag (IFTA: $\$ 001$ bit 2): The timer $A$ interrupt request flag is set by the overflow output to time A (table 13).

## Table 11. Timer Mode Register A

TMA2 TMA1 TMAO Prescaler Divide Ratio

| 0 | 0 | 0 | $\div$ | 2048 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | $\div$ | 1024 |
| 0 | 1 | 0 | $\div$ | 512 |
| 0 | 1 | 1 | $\div$ | 128 |
| 1 | 0 | 0 | $\div$ | 32 |
| 1 | 0 | 1 | $\div$ | 8 |
| 1 | 1 | 0 | $\div$ | 4 |
| 1 | 1 | 1 | $\div$ | 2 |

Table 12. Timer Mode Register B

| TMB3 | Auto-reload Function |
| :--- | :--- |
| 0 | No |
| 1 | Yes |


| TMB2 | TMB1 | TMB0 | Prescaler Divide Ratio, <br> Clock Input Source |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | $\div$ |
| 0 | 0 | 1 | $\div$ |
| 0 | 1 | 0 | 512 |
| 0 | 1 | 1 | $\div$ |
| 1 | 0 | 0 | $\div$ |
| 1 | 0 | 1 | $\div$ |
| 1 | 1 | 0 | $\div$ |
| 1 | 1 | 1 | 28 |
| $\overline{\mathrm{NT}}_{1}$ (External Event Input) |  |  |  |

Timer A Interrupt Mask (IMTA: $\mathbf{~} 001$ bit 3): Timer A interrupt mask prevents an interrupt request generated by timer A Interrupt request flag (table 14).

Timer B Interrupt Request Flag (IFTB: \$002 bit 0): The timer B interrupt request
flag is set by the overflow output of timer B (table 15).

Timer B Interrupt Mask (IMTB: $\mathbf{\$ 0 0 2}$ bit 1): The timer B Interrupt mask prevents an interrupt request from being generated by timer B Interrupt request flag (table 16).

Table 13. Timer A Interrupt Request Flag

Timer A Interrupt
Request Flag Interrupt Request

| 0 | No |
| :--- | :--- |
| 1 | Yes |

Table 14. Timer A Interrupt Mask

| Timer A Interrpt Mask | Interrrupt Request |
| :--- | :--- |
| 0 | Enable |
| 1 | Disable (Mask) |

Table 15. Timer B Interrupt Request Flag

Timer B Interrupt Request Flag Interrupt Request

| 0 | No |
| :--- | :--- |
| 1 | Yes |

Table 16. Timer B Interrupt Mask
Timer B Interrupt Mask Interrupt Request

| 0 | Enable |
| :--- | :--- |
| 1 | Disable (Mask) |



Timer A input clock selection

Figure 14. Mode Register Configuration and Function

## Input/Output

The MCU has 50 I/O pins, 12 standard without pull-up MOS (NMOS open drain) and 24 high voltage without pull-down MOS (PMOS open drain). See table 17 as for I/O pin circuit types.

When every input/output pin is used as an input pin, the mask option and output data must be selected in the manner specified in table 18.

D Port: The D port is an I/O port which has 15 discrete I/O pins, each of which can be addressed independently. It can be set/reset through SED/RED and SEDD/REDD instructions, and can be tested through TD and TDD instructions. See table 17 as for the classification of standard pin, high-voltage pin, and the I/O pin circuit types.

R Ports: The six $R$ ports in the MCU are composed of 16 I/O pins, 4 output-only pins, and 1 input-only pin. Data is input through

LAR and LBR instructions and output through LRA and LRB instructions. The MCU will not be affected by writing into the inputonly and/or non-existing ports, while invalid data will be read by reading from the outputonly and/or non-existing ports.

The $R 3_{2}, R 3_{3}, R 4_{0}, R 4_{1}$, and $R 4_{2}$ pins are multiplexed with the $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}, \overline{\mathrm{SCK}}, \mathrm{SI}$, and SO pins respectively. See table 17 as for the classification of standard pins, high-voltage pins and selectable circuit types of these I/O pins.

## Reset

Bringing the RESET pin high resets the MCU. At power-on, or when cancelling stop mode, the reset must satisfy $t_{R C}$ for the oscillator to stabilize. In all other cases, at least two instructions cycles are required for the MCU to be reset.

Table 19 shows the parts initialized by MCU reset, and the status of each.

Table 17. I/O Pin Circuit Types

|  |  | Without pull-up MOS (NMOS open drain) | Applicable pins |
| :---: | :---: | :---: | :---: |
|  | 1/0 Common Pins |  | $\begin{aligned} & D_{0}-D_{3} \\ & R 3_{0}-R 3_{3} \\ & R 4_{0}-R 4_{3} \end{aligned}$ |
|  | Input pins | $\bigcirc-\text { - } \bigcirc^{\text {HLT }- \text { input }} \text { data }$ | $\frac{\overline{\mathrm{N} T_{0}}}{\overline{\mathrm{INT} T_{1}}}$ |


|  | Without pull-down MOS (PMOS open drain) | Applicable pins |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |

Note: 1. In the stop mode, $\overline{H L T}$ signal is 0 , HLT signal is 1 and $I / O$ pins are in high impedance.

Table 18. Data Input from Input/Output Common Pins

| I/O Pin Circuit Type |  | Input Possible | Input Pin State |
| :--- | :--- | :--- | :--- |
| Standard Pins | Without pull-up MOS <br> (NMOS open drain) | Yes | 1 |
| High Voltage Pins | Without pull-down MOS <br> (PMOS open drain) | Yes | 0 |

Table 19. Initial Value After MCU Reset

| Items |  | Initial Value by MCU Reset | Contents |
| :---: | :---: | :---: | :---: |
| Program Counter (PC) |  | \$0000 | Execute program from the top of ROM address |
| Status (ST) |  | 1 | Enable to branch with conditional branch instructions |
| Stack Pointer (SP) |  | \$3FF | Stack level is 0 |
| I/O Pin <br> Output Register | Standard Pin Without Pull-Up MOS | 0 | Enable to input |
| Output Register | High Voltage Without Pull- <br> Pin Down MOS | 0 | Enable to input |
| Interrupt Flag | Interrupt Enable Flag (I/E) | 0 | Inhibit all interrupts |
|  | Interrupt Request Flag (IF) | 0 | No interrupt request |
|  | Interrupt Mask (IM) | 1 | Mask interrupt request |
| Mode Register | Port Mode Register (PMR) | 0000 | See port mode register |
|  | Serial Mode Register (SMR) | 0000 | See serial mode register |
|  | Timer Mode Register A (TMA) | 000 | See timer mode register A |
|  | Timer Mode Register B (TMB) | 0000 | See timer mode register B |
| Timer/Counter | Prescaler | \$000 | - |
|  | Timer/Counter A (TCA) | \$00 | - |
|  | Timer/Event Counter B (TCB) | \$00 | - |
|  | Timer Load Register (TLR) | \$00 | - |
|  | Octal Counter | 000 | - |

Note: MCU reset affects the rest of registers an follows:

| Item |  | After recovering from STOP mode by MCU reset | After MCU reset except for the left condition |
| :---: | :---: | :---: | :---: |
| Carry | (CA) | The contents of the items before MCU reset are not retained. It is necessary to initialize them by software. | The contents of the items before MCU reset are not retained. <br> It is necessary to initialize them by software. |
| Accumulator | (A) |  |  |
| B Register | (B) |  |  |
| W Register | (W) |  |  |
| X/SPX Registers | (X/SPX) |  |  |
| Y/SPY Registers | (Y/SPY) |  |  |
| Serial Data Register | (SR) |  |  |
| RAM |  | The contents of RAM before MCU reset (just before STOP instruction) are retained. | Same as above |
|  |  | (1) HITACHISierra Point Pkwy. - Brisbane |  |
|  | - Hitachi |  | 005-1819 • (415) 589-8300 57 |

## Internal Oscillator Circuit

Figure 15 outlines the internal oscillator circuit. Without mask option, either crystal oscillator or ceramic filter oscillator can be
selected as the oscillator type. Refer to table 20 for selection of the type. In addition, see figure 16 for the layout of the crystal or ceramic filter. In all cases, external clock operation is available.


Figure 15. Internal Oscillator Circuit


Figure 16. Layout of Crystal and Ceramic Filter

## Table 20. Examples of Oscillator Circuits

|  | Circuit Configuration | Circuit Constants |
| :---: | :---: | :---: |
| External Clock Operation | Oscillator |  |
| Ceramic Filter Oscillator |  | Ceramic filter: CSA 8.00MT (Murata) <br> $R_{f}: 1 M \Omega \pm 20 \%$ <br> $\mathrm{C}_{1}: 30 \mathrm{pF} \pm 20 \%$ <br> $C_{2}: 30 \mathrm{pF} \pm 20 \%$ |
| Crystal Oscillator |  | Crystal: $8.388608(\mathrm{MHz})$ <br> NC-18 (Nihon Denpa Kogyo) <br> $R_{f}: 1 M \Omega \pm 2 \%$ <br> $\mathrm{C}_{1}: 10 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 10 \mathrm{pF} \pm 20 \%$ <br> Crystal: AT cut parallel resonance crystal <br> $\mathrm{C}_{0}$ : 7pF max. <br> $R_{\mathrm{S}}: 100 \Omega$ max. <br> f: $1.0 \sim 9.0 \mathrm{MHz}$ |

Notes: 1. On the crystal and ceramic filter resonator, the upper circuit parameters are recommended by the crystal or ceramic filter maker. The circuit parameters are changed by crystal, ceramic filter resonator, and the floating capacitance in designing the board. In employing the resonator, please consult with the engineers of the crystal or ceramic filter maker to determine the circuit parameter.
2. Wiring between $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$, and elements should be as short as possible, and never cross the other wires. Refer to the layout of crystal and ceramic filter (figure 17).

## Operating Modes

## Low Power Dissipation Mode

The MCU has two low power dissipation modes, standby mode and stop mode (table 21). Figure 17 is a mode transition diagram for these modes.

Standby Mode: Executing an SBY instruc-
tion puts the MCU into standby mode. In standby mode, the oscillator circuit is active and interrupts and timer/counter working. On the other hand, the CPU stops since the clock related to the instruction execution stops. Registers, RAM, and I/O pins retain the states they were in just before the MCU went into standby mode.

Table 21. Low Power Dissipation Mode Function

|  |  | Condition |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low Power <br> Dissipation <br> Mode | Instruction | Oscillator <br> Circuit | Instruction Execution | Register, Flag | Interrupt Function | RAM | Input/ <br> Output Pin | Timer/ <br> Counter, <br> Serial Interface | Recovery Method |
| Standby mode | SBY <br> instruction | Active | Stop | Retained | Active | Retained | Retained ${ }^{2}$ | Active | RESET <br> input, <br> interrupt request |
| Stop mode | STOP instruction | Stop | Stop | RESET ${ }^{1}$ | Stop | Retained | High impedance | Stop | RESET <br> input |

Notes: 1. The MCU recovers from STOP mode by RESET input. Refer to table 18 for the contents of the flags and registers.
2. As an $1 / O$ circuit is active, an $1 / O$ current may flow, depending on the state of $I / O$ pin in standby mode. This is the additional current to the current dissipation in standby mode.


Figure 17. MCU Operation Mode Transition

Standby mode may be cancelled by inputting RESET or by asserting an interrupt request. In the former case the MCU is reset. If the interrupt enable flag is 1 at this time, the interrupt is executed, while if it is 0 , the interrupt request is put on hold and normal instruction execution continues. In the later case, the MCU becomes active and executes the next instruction following the SBY instruction.

Figure 18 shows the flowchart of the standby mode.

Stop Mode: Executing a STOP instruction brings the MCU into stop mode, in which the oscillator circuit and every function of the MCU stop.

Stop mode may be cancelled by resetting the MCU. At this time, as shown in figure 16, reset input must be applied at least to $t_{R C}$ for oscillation to stabilize. (Refer to AC Characteristics table.) After stop mode is cancelled, RAM retains the state it was in just before the MCU went into stop mode, but the accumulator, B register, W register, Y/SPY registers, and carry may not retain their contents.


Figure 18. MCU Operating Flowchart in Standby Mode

## RAM Addressing Mode

As shown in Figure 20, the MCU has three RAM addressing modes: register indirect addressing, direct addressing, and memory register addressing.

Register Indirect Addressing: The W register, X register, and Y register contents (10 bits) are used as the RAM address.

Direct Addressing: A direct addressing instruction consists of two words, with the word (10 bits) following the opcode used as the RAM address.

Memory Register Addressing: The memory register ( 16 digits from $\$ 020$ to $\$ 02 F$ ) is accessed by executing the LAMR and XMRA instructions.

## ROM Addressing Mode and P Instructions

The MCU has four ROM addressing modes, as shown in figure 21.

Direct addressing Mode: The program can branch to any address in the ROM memory space by executing a JMPL, BRL, or CALL instruction. These instructions replace the 14 program counter bits ( $\mathrm{PC}_{13}$ to $\mathrm{PC}_{0}$ ) with 14 -bit immediate data.

Current Page Addressing Mode: The ROM memory space is divided into pages, with 256 words in each page. Page zero begins at address $\$ 0000$. By executing a BR instruction, the program can branch to an address in the current page. This instruction replaces the low-order eight bits of the program counter ( $\mathrm{PC}_{7}$ to $\mathrm{PC}_{0}$ ) with the 8 -bit immediate data.

When BR is on page boundary ( $256 \mathrm{n}+255$ ) (figure 22), executing a BR instruction transfers the PC contents to the next page according to the hardware architecture. Consequently, the program branches to the next page when the $B R$ is used on a page boundary. The HMCS400 series cross macro assembler has an automatic paging facility for ROM pages.

Zero Page Addressing Mode: By executing a CAL instruction, the program can branch to the zero page subroutine area, which is located at $\$ 0000-\$ 003 F$. When a CAL instruction is executed, 6-bits of immediate data are placed in the low-order six bits of the program counter ( $\mathrm{PC}_{5}$ to $\mathrm{PC}_{0}$ ) and Os are placed in the high-order eight bits ( $\mathrm{PC}_{13}$ to $\mathrm{PC}_{6}$ ).

Table Data Addressing: By executing a TBR instruction, the program can branch to the address determined by the contents of the 4 -bit immediate data, accumulator, and B register.

P Instruction: ROM data addressed by table data addressing can be referred to by a $P$ instruction (figure 23). When bit 8 in the referred ROM data is 1,8 bits of ROM data are written into the accumulator and $B$ register. When bit 9 is 1,8 bits of ROM data are written into the R1 and R2 port output register. When both bits 8 and 9 are 1, ROM data are written into the accumulator and $B$ Register and also to the R1 and R2 port output register at the same time.

The $P$ instruction has no effect on the program counter.


Figure 19. Timing Chart of Recovering from Stop Mode

## HITACHI



Register Indirect Addressing


Direct Addressing


Memory Register Addressing

Figure 20. RAM Addressing Mode


Direct Addressing


Current Page Addressing


Zero Page Addressing


Table Data Addressing

Figure 21. ROM Addressing Mode


Figure 22. The Branch Destination by BR Instruction on the Boundary between Pages


Pattern
Figure 23. P Instruction

## Instruction Set

The HD40P4281/HD40P42161 provide 101 instructions which are classified into 10 groups as follows;

1. Immediate instruction
2. Register-to-register instruction
3. RAM address instruction
4. RAM register instruction
5. Arithmetic instruction
6. Compare instruction
7. RAM bit manipulation instruction
8. ROM address instruction
9. Input/output instruction
10. Control instruction

Tables 22-31 list their functions, and table 32 is an opcode map.

Table 22. Immediate Instructions
$\left.\begin{array}{lllllllllllll}\text { Operation } & \text { Mnemonic } & \text { Operation Code } & & \text { Function } & & \text { Words/ } \\ \text { Load A from Immediate } & \text { LAI } i & 1 & 0 & 0 & 0 & 1 & 1 & i_{3} & i_{2} & i_{1} & i_{0} & i\end{array}\right) A$

Table 23. Register-to-Register Instructions

| Operation | Mnemonic | Operation | Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from B | LAB | 00001 | 0001000 | $B \rightarrow A$ |  | 1/1 |
| Load B from A | LBA | $\begin{array}{llll}0 & 0 & 1 & 1\end{array}$ | 0001000 | $A \rightarrow B$ |  | 1/1 |
| Load A from W | LAW | $\begin{array}{llll} 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 \end{array}$ | $\begin{array}{llllll} 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 \end{array}$ | $W \rightarrow A$ |  | 2/2 Note |
| Load A from $Y$ | LAY | 00010 | $\begin{array}{llllll}1 & 0 & 1 & 1 & 1 & 1\end{array}$ | $Y \rightarrow A$ |  | 1/1 |
| Load A from SPX | LASPX | 00001 | 101000 | SPX $\rightarrow$ A |  | 1/1 |
| Load A from SPY | LASPY | 00001 | $\begin{array}{llllll}0 & 1 & 1 & 0 & 0 & 0\end{array}$ | SPY $\rightarrow$ A |  | 1/1 |
| Load A from MR | LAMR m | 10001 | $11 \mathrm{~m}_{3} \mathrm{~m}_{2} \mathrm{~m}_{1} \mathrm{~m}_{0}$ | $\mathrm{MR}(\mathrm{m}) \rightarrow \mathrm{A}$ |  | 1/1 |
| Exchange MR and $A$ | XMRA m | $1 \begin{array}{llll}1 & 0 & 1 & 1\end{array}$ | $11 \mathrm{~m}_{3} \mathrm{~m}_{2} \mathrm{~m}_{1} \mathrm{mo}$ | $M R(m)-A$ |  | 1/1 |

Note: An operand is provided for the second word of LAW and LWA instruction by the assembler automatically.

Table 24. RAM Address Instructions
$\left.\begin{array}{llllllllll}\text { Operation } & \text { Mnemonic } & \text { Operation Code } & & & \text { Function } & \text { Words/ } \\ \text { Status } \\ \text { Cycles }\end{array}\right]$

Note: An operand is provided for the second word of LAW and LWA instruction by the assembler automatically.

Table 25. RAM Register Instructions

| Operation | Mnemonic | Oper | arat |  | C | od |  |  |  |  |  | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Memory | LAM (XY) | 00 | 01 | 0 | 0 | 1 | 0 | 0 |  |  |  | $M \rightarrow A,(X-S P X, Y \rightarrow S P Y)$ |  | 1/1 |
| Load A from Memory | LAMD d | 01100010000 <br> $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  |  |  |  |  |  |  |  |  | $M \rightarrow A$ |  | 2/2 |
| Load B from Memory | LBM( $X Y$ ) | 000 |  | 1 | 0 | 0 |  |  |  |  |  | $M \rightarrow B,(X-S P X, Y \rightarrow S P Y)$ |  | 1/1 |
| Load Memory from A | LMA(XY) | 00 | 1 | 0 | 0 | 1 |  |  |  |  |  | $A \rightarrow M,(X \rightarrow S P X, Y \rightarrow S P Y)$ |  | 1/1 |
| Load Memory from A | LMAD d | $\begin{array}{cccc} 0 & 1 & 1 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} \end{array}$ |  |  |  |  |  |  |  |  |  | $A \rightarrow M$ |  | 2/2 |
| Load Memory from A, Increment $Y$ | LMAIY(X) | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  | 0 |  | $A \rightarrow M, Y+1 \rightarrow Y(X-S P X)$ | NZ | 1/1 |
| Load Memory from A, Decrement $Y$ | LMADY(X) |  | 00 | 1 | 0 | 1 |  | 0 |  | 0 |  | $A \rightarrow M, Y-1 \rightarrow Y(X \rightarrow S P X)$ | NB | 1/1 |
| Exchange Memory and A | XMA(XY) | 00 | 1 | 0 | 0 | 0 |  |  |  | $y$ |  | $M \rightarrow A,(X-S P X, Y \rightarrow S P Y)$ |  | 1/1 |
| Exchange Memory and A | XMAD d | $\begin{array}{cc} 0 & 1 \\ d 9 & d_{8} \end{array}$ | $\begin{array}{ll} 1 & 1 \\ d_{8} & d_{7} \end{array}$ |  |  |  |  |  |  |  |  | $M-A$ |  | 2/2 |
| Exchange Memory and $B$ | $X M B(X Y)$ | 00 | 01 | 1 | 0 | 0 | 0 | 0 |  | y | x | $M \rightarrow B,(X-S P X, Y-S P Y)$ |  | 1/1 |

Note: (XY) and (X) have the following meaning:
(1) The instructions with (XY) have 4 mnemonics and 4 object codes for each (example of LAM (XY) is given, below).

| Mnemonic | $\mathbf{y}$ | $\mathbf{x}$ | Function |
| :--- | :--- | :--- | :--- |
| LAM | 0 | 0 |  |
| LAMX | 0 | 1 | $X \mapsto S P X$ |
| LAMY | 1 | 0 | $Y \mapsto S P Y$ |
| LAMXY | 1 | 1 | $X \mapsto S P X, Y \mapsto S P Y$ |

(2) The instructions with ( X ) have 2 mnemonics and 2 object codes for each (example of LMAIY $(X)$ is given below).

| Mnemonic | $\mathbf{x}$ | Function |
| :--- | :--- | :--- |
| LMAIY | 0 |  |
| LMAIYX | 1 | $X-$ SPX |

## Table 26. Arithmetic Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Add Immediate to A | Al i |  | $A+i \rightarrow A$ | OVF | 1/1 |
| Increment B | IB | $\begin{array}{llllllllll}0 & 0 & 0 & 1 & 0 & 0 & 1 & 1 & 0 & 0\end{array}$ | $B+1 \rightarrow B$ | NZ | 1/1 |
| Decrement B | DB | $\begin{array}{llllllllll}0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1\end{array}$ | $B-1 \rightarrow B$ | NB | 1/1 |
| Decimal Adjust for Addition | DAA | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & 1 & 0\end{array}$ |  |  | 1/1 |
| Decimal Adjust for Subtraction | DAS | $\begin{array}{lllllllllll}0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0\end{array}$ |  |  | 1/1 |
| Negate $A$ | NEGA | 0000011110000000 | $\bar{A}+1 \rightarrow A$ |  | 1/1 |
| Complement B | COMB | 011010000000 | $\bar{B} \rightarrow B$ |  | 1/1 |
| Rotate Right A with Carry | ROTR | 0001100100000000 |  |  | 1/1 |
| Rotate Left A with Carry | ROTL | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 1\end{array}$ |  |  | 1/1 |
| Set Carry | SEC | $\begin{array}{llllllllll}0 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & 1 & 1\end{array}$ | $1 \rightarrow C A$ |  | 1/1 |
| Reset Carry | REC | $\begin{array}{llllllllll}0 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0\end{array}$ | $0 \cdot C A$ |  | 1/1 |
| Test Carry | TC | $\begin{array}{llllllllll}0 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 1\end{array}$ |  | CA | 1/1 |
| Add A to Memory | AM | 0000000010000 | $M+A \rightarrow A$ | OVF | 1/1 |
| Add A to Memory | AMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $M+A \rightarrow A$ | OVF | 2/2 |
| Add A to Memory with Carry | AMC | 000000111000 | $\begin{aligned} & \mathrm{M}+\mathrm{A}+\mathrm{CA} \rightarrow \mathrm{~A} \\ & \mathrm{OVF} \rightarrow \mathrm{CA} \end{aligned}$ | OVF | 1/1 |
| Add A to Memory with Carry | AMCD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $\begin{aligned} & \mathrm{M}+\mathrm{A}+\mathrm{CA} \rightarrow \mathrm{~A} \\ & \mathrm{OVF} \rightarrow \mathrm{CA} \end{aligned}$ | OVF | 2/2 |
| Subtract A from Memory with Carry | SMC | $0 \begin{array}{llllllllll}0 & 0 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 0\end{array}$ | $\begin{aligned} & M-A-\overline{C A}+A \\ & N B \rightarrow C A \end{aligned}$ | NB | 1/1 |
| Subtract A from Memory with Carry | SMCD d | $\begin{array}{llllllllll}0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $\begin{aligned} & M-A-\overline{C A} \rightarrow A \\ & N B \rightarrow C A \end{aligned}$ | NB | 2/2 |
| OR A and B | OR | $\begin{array}{lllllllllll}0 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ | $A \cup B \rightarrow A$ |  | 1/1 |
| AND Memory with A | ANM | $0 \begin{array}{llllllllll}0 & 0 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & 0\end{array}$ | $A \cap M \rightarrow A$ | NZ | 1/1 |
| AND Memory with A | ANMD d | $\begin{array}{llllllllll}0 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \cap M \rightarrow A$ | NZ | 2/2 |
| OR Memory with A | ORM | 000000000011100 | $A \cup M \rightarrow A$ | NZ | 1/1 |
| OR Memory with A | ORMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \cup M \rightarrow A$ | NZ | 2/2 |
| EOR Memory with A | EORM | 0000000001111100 | $A \oplus M \sim A$ | NZ | 1/1 |
| EOR Memory with A | EORMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \oplus M \rightarrow A$ | $N Z$ | 2/2 |

Note: $\quad$|  | $\cap:$ Logical AND |
| :--- | :--- |
|  | $\cup:$ Logical OR |
|  | $\oplus:$ Exclusive OR |

Table 27. Compare Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Immediate Not Equal to Memory | INEM i | $00000001000 i_{3} i_{2} \quad i_{1} i_{0}$ | $i \neq M$ | NZ | 1/1 |
| Immediate Not Equal to Memory | INEMD i,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \neq M$ | $N Z$ | 2/2 |
| A Not Equal to Memory | ANEM | 0000000000001000 | $A \neq M$ | NZ | 1/1 |
| A Not Equal to Memory | AMEMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \neq M$ | NZ | 2/2 |
| B Not Equal to Memory | BNEM | 000001000001000 | $B \neq M$ | $N Z$ | 1/1 |
| Y Not Equal to Immediate | YNEI i |  | $Y \neq i$ | $N Z$ | 1/1 |
| Immediate Less or Equal to Memory | ILEM i |  | $i \leqq M$ | NB | 1/1 |
| Immediate Less or Equal to Memory | ILEMD i,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \leqq M$ | NB | 2/2 |
| A Less or Equal to Memory | ALEM | 0000000001001000 | $A \leqq M$ | NB | 1/1 |
| A Less or Equal to Memory | ALEMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \leqq M$ | NB | 2/2 |
| B Less or Equal to Memory | BLEM | $\begin{array}{llllllllll}0 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ | $B \leqq M$ | NB | 1/1 |
| A Less or Equal to Immediate | ALEI i |  | $A \leqq i$ | NB | 1/1 |

Table 28. RAM Bit Manipulation Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set Memory Bit | SEM n |  | $1 \rightarrow M(n)$ |  | 1/1 |
| Set Memory Bit | SEMD n, d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $1 \cdot M(n)$ |  | 2/2 |
| Reset Memory Bit | REM n | $000100000100 n_{1}$ | $0 \rightarrow M(n)$ |  | 1/1 |
| Reset Memory Bit | REMD n,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $0 \rightarrow M(n)$ |  | 2/2 |
| Test Memory Bit | TM n | $0001100001111 n_{1}$ |  | $M(n)$ | 1/1 |
| Test Memory Bit | TMD n,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | $\mathrm{M}(\mathrm{n})$ | 2/2 |

Table 29. ROM Address Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Branch on Status 1 | BR b | $11 b_{7} b_{6} b_{5} b_{4} b_{3} b_{2} b_{1} b_{0}$ |  | 1 | 1/1 |
| Long Branch on Status 1 | BRLu | $\begin{array}{llllllll}0 & 1 & 0 & 1 & 1 & 1 & p_{3} & p_{2} \\ p_{1}\end{array} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Long Jump Unconditionally | JMPL u | $\begin{array}{llllllll}0 & 1 & 0 & 1 & 0 & 1 & p_{3} & p_{2}\end{array} p_{1} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  |  | 2/2 |
| Subroutine Jump on Status 1 | CAL a |  |  | 1 | 1/2 |
| Long Subroutine Jump on Status 1 | CALL u | $\begin{array}{llllllll}0 & 1 & 0 & 1 & 1 & 0 & p_{3} p_{2} p_{1} p_{0}\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Table Branch | TBR p |  |  |  | 1/1 |
| Return from Subroutine | RTN | 0000000100000 |  |  | 1/3 |
| Return from Interrupt | RTNI | 00000001000001 | $1 \rightarrow 1 / E$ <br> CA Restore | ST | 1/3 |

Table 30. Input/Output Instructions


Table 31. Control Instructions

| Operation | Mnemonic | Operds/ <br> Cycles |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| No Operation | NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## HD40P4281/HD40P42161

Table 32. Opcode Map



## Absolute Maximum Ratings

|  | Symbol | Value | Unit | Note |
| :--- | :--- | :--- | :--- | :--- |
| Supply Voltage | $V_{C C}$ | -0.3 to +7.0 | V |  |
| Terminal Voltage | $\mathrm{V}_{\mathrm{T}}$ | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | 3 |
|  |  | $\mathrm{~V}_{\mathrm{CC}}-45$ to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | 4 |
| Total Allowance of Input Current | $\Sigma \mathrm{l}_{\mathrm{O}}$ | 50 | mA | 5 |
| Maximum Input Current | $\mathrm{I}_{\mathrm{O}}$ | 15 | mA | 7,8 |
| Maximum Output Current | $-\mathrm{l}_{0}$ | 4 | mA | 9,10 |
| Total Allowance of Output Current | $-\Sigma \mathrm{l}_{0}$ | 150 | mA | 9,11 |
| Operating Temperature | $\mathrm{T}_{\mathrm{opr}}$ | -20 to +75 | mA | 9,12 |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{CA}$ | 6 |

Notes: 1. Permanent damage may occur if Absolute Maximum Ratings are exceeded. Normal operation should be under the conditions of Electrical Characteristics. If these conditions are exceeded, it may cause a malfunction or affect the reliability of LSI.
2. All voltages are with respect to GND.
3. Standard pins.
4. High-voltage pins.
5. Total allowance of input current is the total sum of input current which flows in from all I/O pins to GND simultaneously.
6. Total allowance of output current is the total sum of the output current which flows out from $V_{c c}$ to all I/O pins simultaneously.
7. Maximum input current is the maximum amount of input current from each I/O pin to GND.
8. $D_{0}-D_{3}$ and R3, R4.
9. Maximum output current is the maximum amount of output current from $\mathrm{V}_{c c}$ to each $\mathrm{I} / \mathrm{O}$ pin.
10. $D_{0}-D_{3}$ and R3, R4 .
11. RO-R2.
12. $D_{4}-D_{14}$.

## Electrical Characteristics

## DC Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=4.5-5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}\right.$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted. $)$

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{1 \mathrm{H}}$ | $\begin{aligned} & \text { RESET, } \overline{\text { SCK }} \\ & \mathrm{RB}_{2} / \overline{\mathrm{INT}}_{0}, \\ & \mathrm{R}_{3} / \overline{/ N T}_{1} \end{aligned}$ | 0.8 V CC |  | $v_{c c}+0.3$ | V |  |  |
|  |  | SI | 0.7 V CC |  | $V_{C C}+0.3$ | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | $\mathrm{V}_{\mathrm{Cc}}-0.5$ |  | $V_{C C}+0.3$ | V |  |  |
| Input Low Voltage | VIL | $\begin{aligned} & \text { RESET, } \overline{\mathrm{SCK}} \\ & \mathrm{R}_{2} / \overline{\mathrm{NT}} \mathrm{IN}_{0}, \\ & \mathrm{R}_{3} / \mathrm{INT}_{1} \end{aligned}$ | -0.3 |  | 0.2 V CC | V |  |  |
|  |  | SI | $-0.3$ |  | 0.3 V CC | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | $-0.3$ |  | 0.5 | V |  |  |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \overline{\mathrm{SCK}}, \\ & \mathrm{SO} \end{aligned}$ | $\mathrm{V}_{C C}-1.0$ |  |  | V | $-\mathrm{IOH}=1.0 \mathrm{~mA}$ |  |
|  |  |  | $V_{C C}-0.5$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=0.5 \mathrm{~mA}$ |  |
| Output Low Voltage | VoL | $\begin{aligned} & \overline{\mathrm{SCK}}, \\ & \text { SO } \end{aligned}$ |  |  | 0.4 | V | $\mathrm{lOL}=1.6 \mathrm{~mA}$ |  |
| Input/Output Leakage Current | \| 1 ل | $\begin{aligned} & \mathrm{RESET}^{\mathrm{SCK}} \\ & \mathrm{R}_{2} / \overline{\mathrm{ST}} \mathrm{IN}, \\ & \mathrm{R}_{3} / / \mathrm{INT}_{1}, \\ & \mathrm{SI}, \mathrm{SO},^{\mathrm{OSC}_{1}} \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | 1 |
| Current <br> Dissipation in Active Mode | $I_{\text {cc }}$ | $\mathrm{V}_{\text {cc }}$ |  |  | TBD | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{osc}}=8 \mathrm{MHz}, \div 8 \end{aligned}$ | 2,4 |
| Current <br> Dissipation in Standby Mode | $\mathrm{I}_{\text {SBY }}$ | $\mathrm{V}_{\mathrm{CC}}$ |  |  | TBD | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{osc}}=8 \mathrm{MHz}, \div 8 \end{aligned}$ | 3,4 |
| Current Dissipation in Stop Mode | $\mathrm{I}_{\text {stop }}$ | $\mathrm{V}_{\text {cc }}$ |  |  | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {in }}(\overline{T E S T})=V_{C C}-0.3 \mathrm{~V} \text { to } \\ & V_{C C} ; V_{\text {in }}(R E S E T)= \\ & 0 V \text { to } 0.3 \mathrm{~V} \end{aligned}$ |  |
| Stop Mode Retain Voltage | $V_{\text {stop }}$ | $\mathrm{V}_{\text {cc }}$ | 2 |  |  | V |  |  |

Notes: 1. Excluding pull-up MOS current and output buffer current.
2. The MCU is in the reset state. Input/output current does not flow.

- MCU in reset state, operation mode
- RESET, TEST: Vcc
- $\mathrm{D}_{0}-\mathrm{D}_{3}, \mathrm{R} 3, \mathrm{R} 4$ : $\mathrm{V}_{\mathrm{Cc}}$
- $\mathrm{D}_{4}-\mathrm{D}_{14}, \mathrm{RO}-\mathrm{R} 2, \mathrm{RA}_{1}: \mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$

3. The timer/counter operates with the fastest clock. Input/output current does not flow.

- MCU in standby mode
- Input/output in reset state
- Serial interface: Stop
- RESET: GND
- TEST: VCc
- $\mathrm{D}_{\mathrm{o}}-\mathrm{D}_{3}, \mathrm{R} 3, \mathrm{R} 4$ : V Cc
- $\mathrm{D}_{4}-\mathrm{D}_{14}, \mathrm{RO}-\mathrm{R} 2, \mathrm{RA}_{1}$ : $\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$

4. When $\mathrm{f}_{\text {osc }}=x \mathrm{MHz}$, estimate the current dissipation as follows:

Max value @ $\mathrm{xMHz}=\mathrm{x} / 8 \times(\max$ value @ 8 MHz )

## Input/Output Characteristics for Standard Pin

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $V_{1 H}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3, \mathrm{R} 4 \end{aligned}$ | $0.7 \mathrm{~V}_{\mathrm{CC}}$ |  | $V_{C C}+0.3$ | V |  |  |
| Input Low Voltage | $V_{\text {IL }}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3, \mathrm{R} 4 \end{aligned}$ | $-0.3$ |  | $0.3 \mathrm{~V}_{\mathrm{CC}}$ | v |  |  |
| Output Low Voltage | VOL | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3, \mathrm{R} 4 \end{aligned}$ |  |  | 0.4 | v | $\mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  |
| Input/Output Leakage Current | \|l| | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{3}, \\ & \mathrm{R} 3, \mathrm{R} 4 \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \vee$ to $V_{C C}$ | 1 |

Note: 1. Output buffer current are excluded.

## Input/Output Characteristics for High Voltage Pin

$\left(\mathrm{V}_{\mathrm{CC}}=4.5-5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}\right.$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted.)

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & D_{4}-D_{15}, \\ & R 1, R 2, \\ & R A_{1} \end{aligned}$ | 0.7 V CC |  | $V_{C C}+0.3$ | V |  |  |
| Input Low Voltage | VIL | $\begin{aligned} & D_{4}-D_{15}, \\ & R 1, R 2, \\ & R A_{1} \end{aligned}$ | $V_{C C}-40$ |  | 0.3 V CC | V |  |  |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{D}_{4}-\mathrm{D}_{15}$ | $V_{C C}-3.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=15 \mathrm{~mA}$ |  |
|  |  |  | $V_{C C}-2.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=10 \mathrm{~mA}$ |  |
|  |  |  | $V_{C C}-1.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=4 \mathrm{~mA}$ |  |
|  |  | RO-R2 | $V_{C C}-3.0$ |  |  | V | $-\mathrm{IOH}=3 \mathrm{~mA}$ |  |
|  |  |  | $V_{C C}-2.0$ |  |  | V | $-\mathrm{IOH}=2 \mathrm{~mA}$ |  |
|  |  |  | $V_{C C}-1.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=0.8 \mathrm{~mA}$ |  |
| Output Low Voltage | VoL | $\begin{aligned} & D_{4}-D_{14}, \\ & R O-R 2 \end{aligned}$ |  |  | $V_{C C}-37$ | v | $150 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ |  |
| Input/Output Leakage Current | 111 | $\begin{aligned} & \mathrm{D}_{4}-\mathrm{D}_{14}, \\ & \mathrm{RO}_{1} \mathrm{R} 2, \\ & \mathrm{RA}_{1}, \end{aligned}$ |  |  | 20 | $\mu \mathrm{A}$ | $V_{\text {in }}=V_{C C}-40 \mathrm{~V}$ to $V_{C C}$ | 1 |

Note: 1. Output buffer current are excluded.

## AC Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=4.5-5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}\right.$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted.)

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillation Frequency | $\mathrm{f}_{\text {osc }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ | 0.4 | 8 | 9 | MHz | divide by 8 |  |
| Instruction Cycle Time | $\mathrm{t}_{\mathrm{cyc}}$ |  | 0.89 | 1 | 20 | $\mu \mathrm{S}$ | divide by 8 |  |
| Oscillator Stabilization Time | $t_{\text {RC }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  |  | 20 | ms |  | 1 |
| External Clock <br> High, Low Level Width | $\begin{aligned} & \mathrm{t}_{\mathrm{CPH}}, \\ & \mathrm{t}_{\mathrm{CPL}} \end{aligned}$ | $\mathrm{OSC}_{1}$ | 41 |  |  | ns | divide by 8 | 2 |
|  |  |  | 41 |  |  | ns | divide by 8 | 2 |
| External Clock Rise Time | ${ }_{\mathrm{C} P \mathrm{Pr}}$ | $\mathrm{OSC}_{1}$ |  |  | 15 | ns |  | 2 |
| External Clock Fall Time | ${ }^{\text {t }}$ CPf | $\mathrm{OSC}_{1}$ |  |  | 15 | ns |  | 2 |
| INTo High Level Width | $\mathrm{t}_{\mathrm{IOH}}$ | $\overline{\mathrm{INT}}_{0}$ | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 3 |
| INTo Low Level Width | $\mathrm{t}_{\mathrm{IOL}}$ | $\overline{\mathrm{INT}}_{0}$ | 2 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 3 |
| INT $_{1}$ High Level Width | $\mathrm{t}_{11 \mathrm{H}}$ | $\overline{\mathrm{NT}}_{1}$ | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 3 |
| $\overline{I N T}_{1}$ Low Level Width | $\mathrm{t}_{11 \mathrm{~L}}$ | $\overline{\mathrm{INT}}_{1}$ | 2 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 3 |
| RESET High Level Width | $\mathrm{t}_{\text {RSTH }}$ | RESET | 2 |  |  | $t_{\text {cyc }}$ |  | 4 |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ | All pins |  |  | 15 | pF | $\begin{aligned} & f=1 \mathrm{MHz} \\ & V_{\mathrm{in}}=0 \mathrm{~V} \end{aligned}$ |  |
| RESET Fall Time | $\mathrm{t}_{\text {RSTf }}$ |  |  |  | 20 | ms |  | 4 |

Notes: 1. Oscillator stabilization time is the time until the oscillator stabilizes after $V_{c c}$ reaches its minimum allowable voltage $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ after power-on, or after RESET goes high. At power-on or STOP mode release, RESET must be kept high for at least $t_{R C}$. Since $t_{R C}$ depends on the crystal or ceramic filter's circuit constant and stray capacitance, please get the manufacturer's advice when designing the RESET circuit.
2. See figure 24.
3. See figure 25.
4. See figure 26.

## Serial Interface Timing Characteristics

## AT Transfer Clock Output

$\left(\mathrm{V}_{\mathrm{CC}}=4.5-5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}\right.$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted. $)$

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer Clock Cycle Time | ${ }_{\text {tscyc }}$ | $\overline{\text { SCK }}$ | 1 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 1.2 |
| Transfer Clock High, Low Level Width | tsckh tsCKL | $\overline{\text { SCK }}$ | 0.5 |  |  | $\mathrm{t}_{\text {scyc }}$ |  | 1.2 |
| Transfer Clock Rise, Fall Time | $\begin{aligned} & \mathrm{t}_{\mathrm{SCK}} \\ & \mathrm{t}_{\mathrm{SCKf}} \end{aligned}$ | $\overline{\text { SCK }}$ |  |  | 100 | ns |  | 1.2 |
| Serial Output Data Delay time | toso | SO |  |  | 250 | ns |  | 1.2 |
| Serial Input Data Set-up Time | ${ }_{\text {tss }}$ | SI | 300 |  |  | ns |  | 1 |
| Serial Input Data Hold Time | ${ }_{\text {thSI }}$ | SI | 150 |  |  | ns |  | 1 |

Notes: 1. See figure 27.
2. See figure 28.

## AT Transfer Clock Input

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer Clock Cycle Time | ${ }^{\text {tscyc }}$ | $\overline{\text { SCK }}$ | 1 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 1 |
| Transfer Clock High, Low Level Width | $\begin{aligned} & \text { tsCKH } \\ & \text { tsCKL } \end{aligned}$ | $\overline{\text { SCK }}$ | 0.5 |  |  | $\mathrm{t}_{\text {scyc }}$ |  | 1 |
| Transfer Clock Rise, Fall Time | $\begin{aligned} & \text { tsckr }^{\prime} \\ & \text { tsCKf }^{2} \end{aligned}$ | $\overline{\mathrm{SCK}}$ |  |  | 100 | ns |  | 1 |
| Serial Output Data Delay Time | toso | So |  |  | 250 | ns |  | 1.2 |
| Serial Input Data Set-up Time | tssi | SI | 300 |  |  | ns |  | 1 |
| Serial Input Data Hold Time | ${ }^{\text {thSI }}$ | SI | 150 |  |  | ns |  | 1 |

Notes: 1. See figure 27.
2. See figure 28.


Figure 24. Oscillator Timing


Figure 25. Interrupt Timing


Figure 26. Reset Timing


* $\mathrm{V}_{\mathrm{cc}}-2.0 \mathrm{~V}$ and 0.8 V are the threshold voltage for transfer clock output. $0.8 \mathrm{~V}_{\mathrm{Cc}}$ and $0.2 \mathrm{~V}_{\mathrm{Cc}}$ are the threshold voltage for transfer clock input.

Figure 27. Timing Diagram of Serial Interface


Figure 28. Timing Load Circuit

## Precautions on Using EPROM on chip type 4-bit Single-Chip Microcomputer

Since the HD40P4281/HD40P42161 has a special structure with pin sockets installed on the surface of the package, the following should be noted when using it.
(1) Do not apply an electric voltage or surge voltage more than the maximum ratings to the pin socket pins. This may destroy the LSI permanently.
(2) When installing this LSI in system products in the same way as the mask ROM 4 -bit single chip microcomputer, observe the following in order to maintain good ohmic contact between EPROM pins and pin sockets.
(a) When soldering the LSI on a printed
circuit board, keep pin conditions under 250 ${ }^{\circ} \mathrm{C}$ within 10 seconds. If these conditions are exceeded, the solder fixing the pin sockets may melt and the pins may fall out.
(b) Keep out detergent on coater from the pin sockets during flux removal or board coating. Flux or coater may decrease pin socket contactivity.
(c) Avoid permanent use of this LSI in places with excessive vibration.
(d) Since repeated insertion/removal of EPROMs may decrease pin sockets contactivity, it is recommended to use new ones for your system products.
Please ask Hitachi's sales office if you have any question.

## Difference Between The HD40P4281/HD40P42161 and HMCS424C/428C

Table 33. The Difference between HD40P4281/HD40P42161 and HMCS424C/428C

| Item |  | HD40P4281/HD40P42161 | HMCSS424AC | HMCS424C | HMCS424CL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage |  | 4.5 to 5.5 V | 4.5 to 6 V | 3.5 to 6 V | 2.5 to 6 V |
| ROM |  | 04,096 words $\times 10$ bits (using standard EPROM 2764) <br> 8,192 words $\times 10$ bits (using standard EPROM 27128) |  | $\begin{aligned} & \text { 4,096 words } \times 10 \\ & \text { bits } \\ & \text { Mask ROM } \end{aligned}$ |  |
| RAM |  | 992 digits $\times 4$ bits | 256 digits $\times 4$ bits |  |  |
| I/O pin circuit type | Standard pins | All pins are "without pullup MOS (NMOS open drain)". | One of three circuit types, without pull-up MOS (NMOS open drain), with pull-up MOS, CMOS, can be selected for each standard pin. |  |  |
|  | High voltage pin | All pins are "without pulldown MOS (PMOS open drain)". | One of two circuit types, without pull-down MOS (PMOS open drain), with pull-down MOS, can be selected for each high voltage pin. |  |  |
| Oscillator |  | Crystal oscillator, Ceramic filter oscillator | Crystal oscillator, Ceramic filter oscillator |  |  |
| Package |  | 42-pin EPROM on package. The base chip pins are compatible with those of the HMCS424C/ 428 C . | 42-pin dual in line package (DP-42) <br> 42-pin shrink dual in line package (DP-42S) <br> 44-pin flat plastic package (FP-44A) |  |  |
|  | Type/ Occupied area (mm)/ Height from Stand-off | $\begin{aligned} & \mathrm{DC}-42 \mathrm{P} / \\ & 19 \times 52.8 / \\ & 7.5 \mathrm{~mm} \text { (max) } \end{aligned}$ | DP-42/13.4 $\times 52.8 / 5.08$ (max) DP-42S/14 $\times 37.4 / 5.08$ (max) FP-44A/17.2 $\times 17.2 / 2.9$ (max) |  |  |

## HMCS400 Series Application Specific Microcomputer

## Description

The HD404302 and HD4074308 are CMOS 4bit single-chip microcomputers basically equivalent to the HMCS400 series providing high programming productivity, high speed operation, and low power dissipation. They incorporate ROM, RAM, I/O, A/D converter, and timer/counter, and contain high voltage I/O pins to drive fluorescent display tude directly.

## Features

- 4-bit architecture
- 2048 words of 10-bit ROM (mask ROM version)
- 8192 words of 10 -bit ROM (ZTAT version)
- 160 digits of 4-bit RAM
- 33 I/O pins, including 25 High voltage I/O pins (40 V max)
- Two Timers/Counters
-11-bit prescaler
-8-bit timer (free-run timer/watchdog timer)
-8-bit timer (reload timer/event counter)
- Five interrupt sources
-External 2
-Timer 2
$-\mathrm{A} / \mathrm{D} \quad 1$
- A/D converter: 8 bits $\times 4$ channels
- Two Tone generator outputs: 2
- Subroutine Stack
--Up to 16 levels including interrupts
- Two low power dissipation modes
-Standby mode
-Stop mode
- On-chip oscillator
-Crystal or ceramic filter (externally drivable)
- Package
-42-pin plastic DIP (DP-42)
42-pin ceramic DIP with window (DC42)
- Instruction set compatible with HMCS412C; 100 instructions
- High programming efficiency with 10-bit/ word
ROM: 78 single-word instructions
- Direct branch to all ROM areas
- Direct or indirect addressing of all RAM areas


## -Preliminary-

- Subroutine nesting up to 16 levels including interrupts
- Binary and BCD arithmetic operations
- Powerful logical arithmetic operations
- Pattern generation-table lookup capability
- Bit manipulation for both RAM and I/O


## Program Development Support Tools

- Cross assembler and simulator software for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PC
- Programming socket adapter for programming the EPROM-on-chip device
- Emulator unit can be used for both HMCS400 series and AS microcomputer


## Ordering Information

|  | Part No. | ROM(Words) | Package |
| :--- | :---: | :---: | :---: |
| Mask ROM <br> type | HD404302P | 2,048 | DP-42 <br> DP-42S |
| ZTAT <br> type | $\frac{\text { HD4074308P }}{}$ | 8,192 | DP-42 |
|  | HD4074308C |  | DC-42 <br> (Note) |

Note: Under Development

## Pin Arrangement




## Pin Description

## GND, Vcc, $\mathbf{V}_{\text {disp }}$ (Power)

GND, $\mathrm{V}_{\mathrm{CC}}$, and $\mathrm{V}_{\text {disp }}$ are the Power supply pins for the MCU. Connect the GND to the ground and apply the $\mathrm{V}_{\mathrm{CC}}$ power supply voltage to the $\mathrm{V}_{\mathrm{CC}}$ pin. The $\mathrm{V}_{\text {disp }}$ pin (multiplexed with ${R A_{1}}$ ) is a power supply for high voltage output pin with maximum voltage of $\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$. For details, see Input/Output section.

## $\mathbf{A V}$ cc, $A V_{s s}$

$A V_{C C}$ and $A V_{S S}$ are the power supply pins for the A/D converter.

## TEST (Test)

Input for a factory test mode. The user should tie this pin to $\mathrm{V}_{\mathrm{CC}}$ for normal operation.

## RESET (Reset)

RESET resets the MCU. For details, see Reset section.

## OSC $_{\mathbf{1}}$, OSC $_{\mathbf{2}}$ (Oscillator Connections)

$\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ are pins for the internal oscillator circuit. They can be connected to the crystal resonator, ceramic filter resonator, or external oscillator circuits. For details, see internal Oscillator Circuit section.

## $\mathbf{D}_{\mathbf{0}}-\mathrm{D}_{12}$ (D Port)

The D port is an input/output port addressed
by the bit. These 13 pins are all high-voltage input/output pins. The circuit type for each pin can be selected using a mask option. For details, see Input/Output section.
 RA(R Ports)

R0 to R4 are 4-bit I/O ports. RA is a 1-bit port. RA is an input port, and R0 to R4 I/O ports. The pins of RO-R2 and RA $A_{1}$ are high-voltage pins, and the pins of R3-R4 are standard pins. $\mathrm{R} 3_{2}$ and $\mathrm{R} 3_{3}$ are multiplexed with $\overline{\mathrm{INT}} \mathrm{IN}_{0}$ and $\overline{\mathrm{INT}_{1}}$ respectively. For details, see Input/ Output section.

## $\overline{\text { INT }_{0}}, \overline{\text { INT }_{1}}$ (Interrupt)

$\overline{\mathrm{INT}_{0}}$ and $\overline{\mathrm{INT}_{1}}$ are external interrupts for the $\mathrm{MCU} . \mathrm{INT}_{1}$ can be used as an external event input pin for timer $\mathrm{B} . \overline{\mathrm{INT}_{0}}$ and $\overline{\mathrm{INT}_{1}}$ are multiplexed with $\mathrm{R} 3_{2}$ and $\mathrm{R} 3_{3}$ respectively. For details, see Interrupt section.
$\mathbf{T G} \mathbf{G}_{\mathbf{0}}, \mathbf{T G}_{\mathbf{1}}$
$\mathrm{TG}_{0}$ and $\mathrm{TG}_{1}$ are tone generator output pins. These pins are high-voltage pins multiplexed with $D_{11}$ and $D_{12}$, respectively.

## AD Port ( $\mathbf{A N}_{0}-\mathrm{AN}_{3}$ )

The AD port is an A/D converter input port. $\mathrm{AN}_{0}-\mathrm{AN}_{3}$ are multiplexed with $\mathrm{R} 4_{0}-\mathrm{R} 4_{3}$, respectively. For details, see $A / D$ converter section.

## Memory Map

## ROM Memory Map

ROM is described in the following paragraphs and the ROM memory map (figure 1).

Vecter Address Area (\$0000 to \$000F): Locations $\$ 0000$ through $\$ 000 \mathrm{~F}$ are reserved for JMPL instructions to branch to the starting address of the initialization program and of the interrupt service programs. After reset or interrupt routine is serviced, the program is executed from the vector address.

Zero-Page Subroutine Area (\$0000 to \$003F): Locations \$0000 through \$003F are reserved for subroutines. CAL instructions branch to subroutines.

Pattern Area (\$0000 to \$07FF): Locations $\$ 0000$ through $\$ 07 \mathrm{FF}$ are reserved for ROM data. P instructions allow referring to the ROM data as a pattern.

Program Area ( $\mathbf{\$ 0 0 0 0}$ to $\mathbf{\$ 1 F F F}$ ): Locations from $\$ 0000$ to $\$ 1 \mathrm{FFF}$ can be used for program code.
\$0000-\$07FF: HD404302 \$0000-\$1FFF: HD4074308


Figure 1. ROM Memory Map

## RAM Memory Map

The MCU includes 160 digits of 4-bit RAM as the data and stack area. In addition to these areas, interrupt control bits and special function registers are also mapped on the RAM memory space. RAM memory map (figure 2) is described in the following paragraphs.

Interrupt Control Bit Area ( $\mathbf{\$ 0 0 0}$ to $\mathbf{\$ 0 0 3 \text { ): }}$ The interrupt control bit area (figure 3) is used for interrupt controls. It is accessable only by a RAM bit manipulation instruction. However, the interrupt request flag cannot be set by software. The RSP bit is used only to reset the stack pointer.

Special Function Registers Area ( $\$ 004$ to \$034): The special function registers are the mode or data registers for the external interrupt, the $A / D$, and the timer/counter and are the I/O port data control registers. These registers are classified into three types: writeonly, read-only, and read/write as shown in
figure 2. These registers connot be accessed by RAM bit manipulation instructions. However, WDON (\$020) can be accessed by only that instructions.

Data Area (\$040 to \$09F): 16 digits of $\$ 040$ through $\$ 09 \mathrm{~F}$ are called memory registers (MR) and are accessible by LAMR and XMRA instructions (figure 4).

Stack Area (\$3C0 to \$3FF): Locations \$3C0 through $\$ 3 F F$ are reserved for stack area to save the contents of the program counter (PC), status (ST) and carry (CA) when subroutine call (CAL-instruction, CALLinstruction) and interrupts are serviced. This area can be used as a 16 nesting level stack in which one level requires 4 digits. Figure 4 shows the save condition. The program counter is restored by RTN and RTNI instructions. Status and carry are restored only by RTNI instruction. This area, when not used for a stack, is available as a data area.


Figure 2. RAM Memory Map


Figure 3. Configuration of Interrupt Control Bit Area


Figure 4. Configuration of Memory Register, Stack Area and Stack Position

## Functional Description

## Register and Flags

The MCU has nine registers and two flags for CPU operation. The following paragraphs describe the registers and flags in detail. Figure 5 shows these registers and flags.

Accumulator (A), B Register (B): The 4-bit accumulator and $B$ register hold the results from the Arithmetic Logic Unit (ALU) as well an transfer data between memories, I/O and other registers.

W Register (W), X Register (X), Y Register ( $\mathbf{Y}$ ): The 2-bit $W$ register and the 4 -bit $X$ and $Y$ registers indirectly address the RAM. The $Y$ register is also used for $D$ port addressing.

SPX Register (SPX), SPY Register (SPY): The 4-bit SPX and SPY registers are used to assist the $X$ and $Y$ registers, respectively.

Carry (CA): The carry flag (CA) indicates an overflow resulting from the ALU during arithmetic operation. It is also affected by the SEC, REC, ROTL and ROTR instructions. The content of the carry flag is pushed onto the stack during interrupt servicing, and popped off the stack by the RTNI instruction. This flag is not affected by the RTN instruction.

Status (ST): The status flag (ST) indicates an ALU overflow and ALU non-zero during arithmetic or compare instructions and the result of the bit test instruction. Moreover, the status flag controls branches caused by the $B R, B R L, ~ C A L ~ o r ~ C A L L ~ i n s t r u c t i o n s . ~$ Whether these instructions are executed or skipped, the status flag is set to 1 . The state of this flag remains unchanged until the next arithmetic, compare, bit test, and branch instruction is executed. During interrupt servicing, the content of the status is pushed onto the stack, and popped off the stack by the RTNI instruction. This flag is not affected by the RTN instruction.

Program Counter (PC): The program counter is a 14 -bit binary counter which holds the ROM address.

Stack Pointer (SP): The stack pointer (SP) is a 10-bit register which indicates the next stack address. This pointer, which is initialized to $\$ 3 F F$, is decremented by 4 when data is pushed onto the stack, and is incremented by 4 when data is popped off the stack. The highest four bits are fixed to 1111, which allows the pointer to indicate up to 16 levels of subroutines. The stack pointer is initialized when the MCU is reset or the RSP bit (\$000bit1) is reset by the REM or REMD instructions.


Figure 5. Registers and Flags

## Interrupt

Five interrupt sources are available on the MCU: external requests ( $\overline{\mathrm{INT}}{ }_{0}, \overline{\mathrm{INT}_{1}}$ ), timer/ counter (timer A, timer B), and A/D. For each source, the interrupt request flag (IF), interrupt mask (IM) and interrupt vector addresses are provided to control and maintain the interrupt request. The interrupt enable flag (I/E) is also used to control the total interrupt operations.

Interrupt Control Bits and Interrupt Service: The interrupt control bits are mapped on $\$ 000$ through $\$ 003$ of the RAM space. They are accessible by RAM bit manipulation instructions. (The interrupt request flag (IF) cannot be set by software.) The interrupt enable flag ( $\mathrm{I} / \mathrm{E}$ ) and IF are cleared to 0 , and the interrupt mask (IM) is set to 1 at initialization by MCU reset.

Figure 6 is a block diagram of the interrupt control circuit. Table 1 shows the interrupt priority and vector addresses, and Table 2
shows the interrupt conditions corresponding to each interrupt source. The interrupt request is generated when the IF is set to 1 and $I M$ is 0 . If the $I / E$ is 1 at this time, the interrupt will be activated and vector addresses will be generated from the priority PLA corresponding to the interrupt sources.

Figure 7 shows the interrupt service sequence, and Figure 8 shows the interrupt service flowchart. If an interrupt is requested, the instruction being executed finishes in the first cycle. The I/E is reset in the second cycle. In the second and third cycles, the carry, status and program counter are pushed onto the stack. In the third cycle, the instruction is re-executed after jumping to the vector address.

In each vector address, program JMPL instruction to branch to the starting address of the interrupt service program. The IF which caused the interrupt service must be reset by software in the interrupt service program.

Table 1. Vector Addresses and Interrupt Priority

| Reset, Interrupt | Priority | Vector addresses |
| :--- | :--- | :--- |
| RESET | - | $\$ 0000$ |
| $\overline{\mathrm{INT}}$ | 1 | $\$ 0002$ |
| $\overline{\mathrm{INT}_{1}}$ | 2 | $\$ 0004$ |
| Timer A | 3 | $\$ 0006$ |
| Timer B | 4 | $\$ 0008$ |
| A/D | 5 | $\$ 000 \mathrm{~A}$ |

Table 2. Conditions of interrupt Service

| Interrupt control bit | $\overline{\text { INTO }}$ | $\overline{\mathbf{N T}_{1}}$ | Timer A | Timer B | A/D |
| :---: | :---: | :---: | :---: | :---: | :---: |
| I/E | 1 | 1 | 1 | 1 | 1 |
| IFO $\cdot \overline{\text { IMO }}$ | 1 | 0 | 0 | 0 | 0 |
| IF1 $\cdot \overline{\mathrm{IM1}}$ | * | 1 | 0 | 0 | 0 |
| IFTA $\cdot \overline{\text { IMTA }}$ | * | * | 1 | 0 | 0 |
| IFTB - $\overline{\text { MMTB }}$ | * | * | * | 1 | 0 |
| IFAD • $\overline{\text { MAD }}$ | * | * | * | * | 1 |



Figure 6. Interrupt Circuit Block Diagram


Figure 7. Interrupt Servicing Sequence


Figure 8. Interrupt Servicing Flowchart

Interrupt Enable Flag (I/E: \$000 bit 0): The interrupt enable flag enables/disables interrupt requests. It is reset by interrupt servicing and set by the RTNI instruction.

External Interrupts ( $\overline{\text { INT }_{0}}, \overline{\text { INT }_{1}}$ ): The external interrupt request inputs ( $\mathrm{INT}_{0}, \mathrm{INT}_{1}$ ) can be selected by the port mode register (PMRA: \$004). (Figure 10)

The external interrupt request flags (IFO, IF1) are set at the falling edge of $\overline{\mathrm{INT}_{0}}$ and $\overline{\overline{\mathrm{INT}}_{1}}$ inputs.

The $\overline{\overline{I N T}_{1}}$ input can be used as a clock signal input to timer B. Then, timer B counts up at each falling edge of the $\overline{I N T}_{1}$. When using $\overline{\mathrm{INT}}_{1}$ as timer B external event input, external interrupt mask (IM1) has to be set so that the interrupt request by $\overline{\mathrm{INT}_{1}}$ will not be accepted. Figure 9 shows the interrupt mode register.

External Interrupt Request Flags (IFO: \$000 bit 2, IF1: \$001 bit 0): The external interrupt request flags (IFO, IF1) are set at the falling edge of the $\mathrm{INT}_{0}$ and $\mathrm{INT}_{1}$ inputs respectively. (Figure 9)

External Interrupt Masks (IMO: \$000 bit 3, IM1: \$001 bit 1): The external interrupt mask bits mask an interrupt request caused
by the external interrupt request flags. (Figure 9)

Timer A Interrupt Request Flag (IFTA: \$001 bit 2): The timer A interrupt request flag is set when an overflow occurs in timer A. (Figure 9)

Timer A Interrupt Mask (IMTA: 001 bit 3): The timer A interrupt mask bit masks an interrupt request caused by the timer A interrupt request flag. (Figure 9)

Timer B interrupt Request Flag (IFTB: \$002 bit 0): The timer B interrupt request flag is set when an overflow occurs in timer B. (Figure 9)

Timer B Interrupt Mask (IMTB: \$002 bit 1): The timer B interrupt mask bit masks an interrupt request caused by the timer $B$ interrupt request flag. (Figure 9)

A/D Interrupt request Flag (IFAD: \$002 bit 2): The $A / D$ interrupt request flag is set when an A/D conversion is completed. (Figure 9)

A/D Interrupt Mask (IMAD: \$002 bit 3): The A/D interrupt mask bit masks an interrupt request caused by the $A / D$ interrupt request flag. (Figure 9)


Figure 9. Interrupt Control Bits


Figure 10. Port Mode Register A

## Timer

The MCU contains a prescaler and two timer/ counters (timer A, timer B) as shown by the block diagram in figure 11.

Prescaler: The input to the prescaler is a system clock signal. The prescaler is initialized to $\$ 000$ by MCU reset and setting bit 3 of timer mode register A (TMA: \$008) during the watchdog timer ON flag (WDON: $\$ 20$, bit 1 ) is 0 , after which the prescaler starts to divide the system clock. It continues operation until MCU reset or stop mode.

Pulse frequency of timer A input clock, timer B input clock, and tone generator outputs ( $\mathrm{TG}_{0}, \mathrm{TG}_{1}$ ) is selected among prescaler outputs by timer mode register A (TMA: \$008), timer mode register B (TMB: \$009), and port mode register B (PMRB: \$005), respectively.

After MCU reset, WDON is 0 . Thus, when timer A is reset by setting bit 3 of timer mode register A (TMA) during the watchdog timer OFF, the prescaler is also reset, which affects the operation of timer B and tone generator outputs ( $\mathrm{TG}_{0}, \mathrm{TG}_{1}$ ). Consequently, program should be prepared considering the above.

Timer $\mathbf{A}$ operation: Timer $A$ is an 8 -bit interval timer which can be used also as a watchdog timer. The prescaler divide ratio of timer A is selected by timer mode register A (TMA: \$008).

After timer A is initialized to $\$ 00$ by MCU reset and setting bit 3 of timer mode register A (TMA: \$008), it counts up at every clock
input signal. 8 different clock signals divided by the prescaler can be used as an input clock. The clock input signals to timer A are selected by timer mode register A. When the next clock signal is applied after timer A becomes $\$ F F$, it will generate an overflow and reset timer A to $\$ 00$, This overflow causes the timer A interrupt request flag (IFTA \$001 bit 2) to go to 1.

This timer can function an a watchdog timer to detect a programming error. The MCU is reset when an overflow output generated from a timer counter cannot be controlled due to a programming error while the watchdog timer ON flag (WDON) is 1.

Timer B operation: Timer mode register B (TMB: \$009) selects the auto-reload function, input clock source, and the prescaler divide ratio for timer $B$. When an external event input is used as an input clock signal to timer B , select $\mathrm{R}_{3} / \overline{\mathrm{INT}_{1}}$ as $\overline{\mathrm{INT}_{1}}$ by setting the port mode register (PMRA: \$004), and set the external interrupt mask (IM1) to prevent an external interrupt request from occurring.

Timer B is initialized according to data written into the timer load register by software. Timer B counts up at every clock input signal. When the next clock signal is applied to timer $B$ after it is set to $\$ F F$, it will generate an overflow output. In this case, if the auto-reload function is selected, timer B is initialized according to the value of the timer load register. If it is not selected, timer $B$ is reset to $\$ 00$. The timer B interrupt request flag (IFTB: $\$ 002$ bit 0 ) will be set at this overflow output.


Figure 11. Timer A/Timer B Block Diagram

Timer mode register A (TMA: S008): Timer mode register A is a 4-bit write-only register. Bits 0 to 2 of TMA control the prescaler divide ratio of timer counter A clock input, as shown in Figure 12. Bit 3 resets timer A when set to 1 ; while WDON $=0$, the pres-
caler is also reset. Bit 3 stays 1 only for one instruction cycle.

Timer mode register A can be modified from the second instruction cycle of the write instruction for timer mode register $A$.


Figure 12. Timer Mode Register A Configuration

Timer mode register $B$ (TMB: \$009): Timer mode register B is a 4 -bit write-only register which selects the auto-reload function, the prescaler divide ratio, and the source of the clock input signal, as shown in Figure 13. Timer mode register B is initialized to $\$ 0$ by MCU reset.

The operation mode of timer B can be modified from the second instruction cycle after timer mode register B is written to. Initialization of timer B by a write to the timer load register should be performed after the contents of timer mode register B have been appropriately changed.

Timer $B$ (TCBL: SOOA, TCBU: S00B, TLRL: SOOA, TLRU: SOOB): Timer B consists of an 8bit write-only timer load register, and an 8 -bit
read-only timer/event counter. Each of them has a low-order digit (TCBL: \$00A, TLRL: $\$ 00 \mathrm{~A}$ ) and a high-order digit (TCBU: \$00B, TLRU: \$OOB).

The timer/event counter can be initialized by writing data into the timer load register. In this case, write the low-order digit first, and then the high-order digit. The timer/event counter is initialized when the high-order digit is written. The timer load register is initialized to $\$ 00$ by the MCU reset.

The counter value of timer B can be obtained by reading the timer/event counter. In this case, read the high-order digit first, and then the low-order digit. The count value of the low-order digit is latched at the time when the high-order digit is read.


Figure 13. Timer Mode Register B Configuration

Timer A Interrupt Request Flag (IFTA: \$001, bit 2): The timer A interrupt request flag is set by the overflow output of timer A. When watchdog timer function is selected, the timer interrupt request flag is not set since the MCU is reset by an overflow output. (Figure 14)

Timer A Interrupt Mask (IMTA: \$001, bit 3): The timer A interrupt mask prevents an interrupt request from being generated by
timer A interrupt request flag. (Figure 14)
Timer B Interrupt Request Flag (IFTB: \$002, bit 0): The timer B interrupt request flag is set by the overflow output of timer B. (Figure 14)

Timer B Interrupt Mask (IMTB: \$002, bit 1): The timer B interrupt mask prevents an interrupt request from being generated by the timer B interrupt request flag. (Figure 14)

$\$ 002$

--' : Other interrupt control bit

Figure 14. Timer Interrupt Control Bits

## A/D Converter

The HD404302 and HD4074308 incorporate a sequential comparison system $A / D$ converter having a resistor ladder. It can measure four analog inputs with 8 -bit resolution. Figure 15 shows the $A / D$ converter block diagram. The A/D converter consists of the following registers:

- A/D mode register (4 bits)
- A/D start bit, status flag (1 bit)
- A/D port select register (4 bits)
- A/D data register ( 4 bits +4 bits)

A/D Mode Register (AMR): The A/D mode register is a 4 -bit write-only register which selects $A / D$ conversion speed (Bit 0 , Bit 1) and analog input channel (Bit 2, Bit 3). (Figure 16)

A/D Start Bit, Status Flag (ADSF): A/D conversion is started when 1 is written to the A/D start bit. After a conversion is completed, conversion data is set in the $A / D$ data register, and the $A / D$ start bit is cleared at the same time. (Figure 16)
(Note that the bit manipulation instruction SEM or SEMD should be used to write data to ADSF. During A/D conversion, ADSF must not be written to.)


Figure 15. A/D Converter Block Diagram

A/D Port Select Register (ADPR): The A/ D port select register is a write-only register
which selects the digital port and analog port. (Figure 16)

| bit 3 | bit 2 | bit 1 | bit 0 | A/D mode register (AMR: $\$ 00 \mathrm{C}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | bit 1 | bit 0 | Conversion Cycle |
|  |  |  |  | 0 | 0 | 34 |
|  |  |  |  | 0 | 1 | 67 |
|  |  |  |  | 1 | 0 | 133 |
|  |  |  |  | 1 | 1 | 265 |
|  |  |  |  | bit 3 | bit 2 | Analog input |
|  |  |  |  | 0 | 0 | $\mathrm{AN}_{0}$ |
|  |  |  |  | 0 | 1 | $\mathrm{AN}_{1}$ |
|  |  |  |  | 1 | 0 | $\mathrm{AN}_{2}$ |
|  |  |  |  | 1 | 1 | $\mathrm{AN}_{3}$ |



Figure 16. A/D Register Configuration

A/D Data Register (ADRL: SOOD, ADRU: \$00E): The A/D data register is a 4 -bit/4-bit read-only register in which the 8 -bit conversion result is set after completing A/D conversion. The data is preserved until the next conversion begins. Data read is not guaranteed during A/D conversion. The A/D data register is initialized to $\$ 80$ by the MCU reset. (Figure 17)

Precautions on using the $A / D$ converter:

- If a digital signal is input to the $\mathrm{R} 4_{0}-\mathrm{R} 4_{3}$ or adjacent pins during A/D conversion, conversion accuracy may be affected.
- Data in the A/D data register is not guaranteed during $\mathrm{A} / \mathrm{D}$ conversion.
- Port output instructions should not be executed during $A / D$ conversion to allow the A/D converter to operate stably.


Figure 17. A/D Data Register Configuration

## Input/output

The MCU has 33 I/O pins. 25 pins of them are high-voltage pins. On and off of output buffer of the standard pins are controlled by combination of the value of the port register (PDR) and data control register (DCR). (Figure 19)

D Port: The D port is an I/O port which has 13 discrete I/O pins, each of which can be addressed independently. It can be tested through SED/TDD and SEDD/REDD instructions. $D_{11}$ and $D_{12}$ ports are multiplexed with the tone generator pins $\mathrm{TG}_{0}, \mathrm{TG}_{1}$, respectively. The circuit.type of the D port is shown in Table 3.

R Ports: The R ports are composed of 20 I/O pins and one 4 -bit input-only pins. Data is input through LAR and LBR instructions and output through LRA and LRB instructions. The MCU will not be affected by writing into the input-only and non-existing ports. On and off of output buffer of the R3 and R4 ports are controlled by the R port data control register (DCR3, DCR4). $R 3_{2}$ and $R 3_{3}$ are multiplexed with $\overline{\mathrm{INT}} \mathrm{T}_{0}$ and $\overline{\mathrm{INT}}{ }_{1}$, respectively. $\mathrm{R} 4_{0}, \mathrm{R} 4_{1}$, $R 4_{2}$, and $R 4_{3}$ pins are multiplexed with $\mathrm{AN}_{0}$,
$\mathrm{AN}_{1}, \mathrm{AN}_{2}$, and $\mathrm{AN}_{3}$, respectively. The circuit type of the $R$ port is shown is table 3.

Port Mode Register (PMRA: \$004, PMRB: \$005): The port mode register is a 4 -bit writeonly register which controls the $\mathrm{R}_{2} / \overline{\mathrm{INT}_{0}}$ pin, $\mathrm{R}_{3} / \overline{\mathrm{INT}_{1}}$ pin, $\mathrm{D}_{11} / \mathrm{TG}_{0}$ pin, and $\mathrm{D}_{12} / \mathrm{TG}_{1}$ pin as shown in Figure 18. The port mode register is initialized to $\$ 0$ by MCU reset. These pins are therefore initially used as ports.

Unused I/O Pins: If unused I/O pins are left floating, the LSI may malfunction because of noise. The I/O pins should be fixed as follows to prevent malfunction.

If without pull-down MOS (PMOS open drain) is selected for high-voltage pins, connect to $V_{C C}$ on the printed circuit board.
If without pull-up MOS is selected for standard pins, connect to GND on the printed circuit board.

The contents of PDR and DCR of the corresponding pin should be remained as the same as in reset state by program. The correspending pin should not be used as peripheral function I/O pin.


Figure 18. Port Mode Register Functions

Table 3. I/O Pin Circuit Types
(

## HD404302/HD4074308

Table 3. I/O Pin Circuit Types (cont.)


Note: In the stop mode, MCU becomes reset state and peripheral function cannot be selected, and HLT signal is 1 and $\mathrm{I} / \mathrm{O}$ pins are in high impedance state.

|  | Circuit type | C | D | E |
| :--- | :--- | :--- | :--- | :--- |
| Mask ROM <br> type <br> HD404302 | option |  |  |  |
| ZTAT type <br> HD4074308 | fixed |  |  |  |



Figure 19. I/O Buffer Configuration (Standard pins)

## Reset

Bringing the RESET pin high resets the MCU. At power-on, or when cancelling stop mode, the reset must satisfy $t_{R C}$ for the oscillator to stabilize. In all other cases, at least two
instructions cycles are required for the MCU to be reset.
Table 4 shows the parts initialized by MCU reset and the status of each after the reset has been carried out.

Table 4. Initial Value after MCU Reset

| Item |  | Initial value after MCU reset | Contents |
| :---: | :---: | :---: | :---: |
| Program counter (PC) |  | \$0000 | Execute program from the top of ROM address |
| Status (ST) |  | 1 | Enable branch with conditional instructions |
| Stack pointer (SP) |  | \$3FF | Stack level is 0 |
| I/O | High-voltage pin port data register (PDR) | All bits are 0 | Enable to output 0 |
|  | Standard pin port data register (PDR) | All bits are 1 | Enable to output 1 |
|  | Data control register (DCR) | All bits are 0 | Output buffer is off (high impedance) |
|  | Port mode register A (PMRA) | 0000 | See section port mode register $A$. |
|  | Port mode register B (PMRB) | 0000 | See section port mode register B. |
| Interrupt flag/mask | Interrupt enable flag (I/E) | 0 | Inhibit all interrupts |
|  | Interrupt request flag (IF) | 0 | No interrupt request |
|  | Interrupt mask (IM) | 1 | Mask interrupt request |
| Mode register | Timer mode register $A$ (TMA) | 0000 | See section timer mode register A. |
|  | Timer mode register B (TMB) | 0000 | See section timer mode register B. |
| Timer/ counter | Timer counter | \$00 | - |
|  | Timer/event counter B (TCB) | \$00 | - |
|  | Timer load register (TLR) | \$00 | - |
|  | Prescaler | \$000 |  |
| A/D | A/D port select register (ADPR) | 0000 | See section A/D port select register |
|  | A/D mode register (AMR) | 0000 | See section $A / D$ mode register |
|  | A/D data register (ADR) | \$80 | See section A/D data register |
|  | A/D start bit, status flag (ADSF) | 0 | See section A/D start bit, status flag |
| Bit register | Watch dog timer on flag (WDON) | 0 | See section Timer A |

Note: Registers and flags except above become as follows after MCU reset.

## Internal Oscillator Circuit

Figure 20 outlines the internal oscillator circuit. Refer to Table 5 for selection of the type.

In addition, see Figure 21 for the layout of the crystal or ceramic filter. In all cases, external clock operation is available.


Figure 20. Internal Oscillator Circuit


Figure 21. Layout of Crystal and Ceramic Filter

Table 4. Initial Value after MCU Reset (cont.)


Table 5. Example of Oscillator Circuits

|  | Circuit configuration | Circuit constant |
| :---: | :---: | :---: |
| External clock operation |  | TBD |
| Ceramic filter oscillator |  | Ceramic filter: TBD <br> $\left.\begin{array}{ll}\mathrm{R}_{\mathrm{f}} & : \\ \mathrm{C}_{1} & : \\ \mathrm{C}_{2} & :\end{array}\right\}$ TBD |
| Crystal oscillator |  | $\left.\begin{array}{ll}\mathrm{R}_{\mathrm{f}} & : \\ \mathrm{C}_{1} & : \\ \mathrm{C}_{2} & :\end{array}\right\} \quad$ TBD <br> Crystal: equivalent to circuit shown <br> $\left.\begin{array}{ll}\mathrm{C}_{0} & : \\ \mathrm{R}_{\mathrm{S}} & : \\ \mathrm{f} & :\end{array}\right\}$ TBD |

Notes: 1. On the crystal and ceramic filter resonator, the upper circuit parameters are recommended by the crystal or ceramic filter maker. The circuit parameters are changed by crystal, ceramic filter resonator, and the floating capacitance in designing the board. In employing the resonator, please consult with the engineers of the crystal or ceramic filter maker to determine the circuit parameter.
2. Wiring between $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ and elements should be as short as possible, and never cross the other wires. Refer to the layout of crystal and ceramic filter (figure 21 ).

## Low Power Dissipation Mode

The MCU has two low power dissipation
modes, standby mode and stop mode (table 6 ). Figure 22 is a mode transition diagram for these modes.

Table 6. Low Power Dissipation Mode

| Condition | Standby Mode | Stop Mode |
| :--- | :--- | :--- |
| Instruction | SBY instruction | STOP instruction |
| Oscillator circuit | Active | Stopped |
| Instruction execution | Stopped | Stopped |
| Register, Flag | Retained | Reset (Note 1) |
| Interrupt function | Active | Stopped |
| RAM | Retained | Retained |
| Input/Output pins | Retained (Note 2) | High impedance |
| Timer/Counter | Active | Stopped |
| A/D | Active | Stopped |
| Recovery method | RESET input, Interrupt request | RESET input |

Notes: 1. The MCU recovers from stop mode by RESET input. Refer to table 4 for the contents of flags and registers.
2. As $1 / O$ circuits are active, an $1 / O$ current may flow in standby mode, depending on the state of the $1 / O$ pins. This is an additional current added to the standby mode current dissipation.


Figure 22. MCU Operation Mode Transition

Standby Mode: Executing an SBY instruction puts the MCU into standby mode. In standby mode, the oscillator circuit continue working and the timer/counter, $A / D$, and interrupts are active. On the other hand, the CPU stops since the clock related to the instruction execution stops. Registers, RAM and I/O pins retain the state they were in just before the MCU went into standby mode.

Standby Mode may be cancelled by inputting RESET or by asserting an interrupt request.

In the former case the MCU is reset. If the interrupt enable flag is 1 at this time, the interrupt is executed, while if it is 0 , the interrupt request is put on hold and normal instruction execution continues. In the later case, the MCU becomes active and executes the next instruction following the SBY instruction.

Figure 23 shows the flowchart of the standby mode.


Figure 23. MCU Operating Flowchart

Stop Mode: Executing a STOP instruction brings the MCU into stop mode, in which the oscillator circuit and every function of the MCU stop.

Stop Mode may be cancelled by resetting the MCU. At this time, as shown in Figure 24, reset input must be applied at least to $t_{R C}$ for
oscillation to stabilize. (Refer to AC Characteristics table.) After stop mode is cancelled, RAM retains the state it was in just before the MCU went into stop mode, but the accumulator, B register, W register, X/SPX registers, $Y / S P Y$ registers, carry, and $A / D$ data register may not retain their contents.


Figure 24. Timing Chart of Recovering from Stop Mode

PROM Mode Pin Description

| Pin No. | MCU mode |  | PROM mode |  | Pin No. | MCU mode |  | PROM mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Pin name | 1/0 | Pin name | 1/0 |  | Pin name | 1/0 | Pin name | 1/0 |
| 1 | $\mathrm{D}_{10}$ | 1/0 | $\mathrm{M}_{2}$ | 1 | 22 | $A V_{C C}$ |  | $\mathrm{V}_{\mathrm{Cc}}$ |  |
| 2 | $\mathrm{D}_{11} / \mathrm{TG} 0$ | 1/0 | $\mathrm{V}_{\mathrm{cc}}$ |  | 23 | $\mathrm{R} 4_{0} / \mathrm{AN}_{0}$ | 1/0 | $\mathrm{O}_{4}$ | 1/0 |
| 3 | $\mathrm{D}_{12} / \mathrm{TG}_{1}$ | 1/0 | VCC |  | 24 | $\mathrm{R4} 1_{1} / \mathrm{AN}_{1}$ | 1/0 | $\mathrm{O}_{5}$ | 1/0 |
| 4 | $R A_{1} / V_{\text {disp }}$ | 1 |  |  | 25 | $\mathrm{R4} 4_{2} / \mathrm{AN}_{2}$ | 1/0 | $\mathrm{O}_{6}$ | 1/0 |
| 5 | RO 0 | 1/0 | $\mathrm{A}_{1}$ | 1 | 26 | $\mathrm{R}_{3} / \mathrm{AN}_{3}$ | 1/O | $\mathrm{O}_{7}$ | 1/0 |
| 6 | $\mathrm{RO}_{1}$ | 1/0 | $\mathrm{A}_{2}$ | 1 | 27 | $\mathrm{AV}_{\text {SS }}$ |  | GND |  |
| 7 | $\mathrm{RO}_{2}$ | 1/0 | $\mathrm{A}_{3}$ | 1 | 28 | RESET | 1 | VPP |  |
| 8 | $\mathrm{RO}_{3}$ | 1/O | $\mathrm{A}_{4}$ | 1 | 29 | TEST | 1 | TEST | 1 |
| 9 | R10 | 1/0 | $\mathrm{A}_{5}$ | 1 | 30 | OSC1 | 1 |  |  |
| 10 | R1 ${ }_{1}$ | 1/O | $\mathrm{A}_{6}$ | 1 | 31 | OSC2 | 0 | VCC |  |
| 11 | $\mathrm{R} 1_{2}$ | 1/O | $A_{7}$ | 1 | 32 | Vcc |  | $\mathrm{V}_{\mathrm{Cc}}$ |  |
| 12 | R13 | 1/0 | $\mathrm{A}_{8}$ | 1 | 33 | $\mathrm{D}_{0}$ | 1/0 | $\mathrm{M}_{0}$ | 1 |
| 13 | R 20 | 1/0 | $A_{0}$ | 1 | 34 | $\mathrm{D}_{1}$ | 1/0 | $\mathrm{M}_{1}$ | 1 |
| 14 | R2 ${ }_{1}$ | 1/O | $A_{10}$ | 1 | 35 | $\mathrm{D}_{2}$ | 1/O | $\mathrm{A}_{9}$ | 1 |
| 15 | R 22 | 1/O | $\mathrm{A}_{11}$ | I | 36 | $\mathrm{D}_{3}$ | 1/O |  |  |
| 16 | $R 2_{3}$ | 1/0 | $\mathrm{A}_{12}$ | 1 | 37 | $\mathrm{D}_{4}$ | 1/0 | $\mathrm{A}_{13}$ | 1 |
| 17 | $R 3_{0}$ | 1/O | $\mathrm{O}_{0}$ | 1/0 | 38 | $\mathrm{D}_{5}$ | 1/0 | $\mathrm{A}_{14}$ | 1 |
| 18 | R3 ${ }_{1}$ | 1/O | $\mathrm{O}_{1}$ | 1/0 | 39 | $\mathrm{D}_{6}$ | 1/0 | $\overline{C E}$ | 1 |
| 19 | $\mathrm{R}_{3} / \overline{\text { INT0 }}$ | 1/O | $\mathrm{O}_{2}$ | 1/0 | 40 | $\mathrm{D}_{7}$ | 1/O | $\overline{\mathrm{OE}}$ | 1 |
| 20 | $\mathrm{R3}_{3} / \overline{\mathrm{INT}_{1}}$ | 1/0 | $\mathrm{O}_{3}$ | 1/0 | 41 | $\mathrm{D}_{8}$ | 1/0 |  |  |
| 21 | GND |  | GND |  | 42 | $\mathrm{D}_{9}$ | 1/O |  |  |
| Note: | 1/O: Input/Output pin I: Input pin O: Output pin |  |  |  |  |  |  |  |  |

## Pins for PROM Mode (HD4074308)

Figure 25 shows pin arrangement is PROM mode.

## $\mathbf{V P P}_{\text {P }}$

Apply the programming voltage (12.5 $\mathrm{V} \pm 0.3$ $\mathrm{V})$ to $\mathrm{V}_{\mathrm{Pp}}$.

## CE

$\overline{\mathrm{CE}}$ inputs the control signal to enable PROM programming and verify.

## $\overline{\mathbf{O E}}$

$\overline{\mathrm{OE}}$ inputs the data output control signal for verify.

## $\mathbf{A}_{0}-\mathrm{A}_{14}$

These pins are address input pins of the internal PROM.

## $\mathrm{O}_{0}-\mathrm{O}_{7}$

Data bus input pins of the internal PROM.

## $\mathbf{M}_{\mathbf{0}}, \mathbf{M}_{\mathbf{1}}, \mathbf{M}_{\mathbf{2}}$

These pins are used to set PROM mode. The MCU is set to the PROM mode by pulling $\mathrm{AV}_{\text {SS }}$ and TEST low, and RESET, $\mathrm{M}_{0}, \mathrm{M}_{1}, \mathrm{M}_{2}$, and $A V_{C C}$ high.


Figure 25. Pin Arrangement is PROM Mode

## Programmable ROM (HD4074308)

The MCU on-chip PROM is programmed in PROM mode (figures 26, 27). PROM mode is set by bringing TEST low, and RESET, $\mathrm{M}_{0}$, $\mathrm{M}_{1}, \mathrm{M}_{2}$ high as shown in figure 26. In PROM mode, the MCU does not operate. Table 7 shows the PROM mode selection. It can be programmed like a standard 27256 EPROM using a standard PROM programmer and a 42 -to-28-pin socket adapter. Table 8 lists recommended PROM programmers and socket adapters.

Since an instruction of the HMCS400 series consists of 10 bits, the HMCS400 series MCU incorporates a conversion circuit to enable use of a general-purpose PROM programmer. By this circuit, an instruction is read or programmed using 2 addresses, lower 5 bits and upper 5 bits, as shown in figure 27. For example, if 8 kwords of on-chip PROM are programmed by a general-purpose PROM programmer, 16 kbytes of addresses ( $\$ 0000$ $\$ 3 F F F$ ) should be specified.

## Programming And Verification

The MCU can be high-speed programmed without causing voltage stress or affecting data reliability.

Table 7 shows how programming and verification modes are selected.
Figure 28 is a programming flowchart.

## Erasing

PROMs in ceramic window packages can be erased by ultraviolet light. All erased bits become 1s.

Erasing conditions are: ultraviolet (UV) light with wavelength $2537 \AA$ with a minimum irradiation of $15 \mathrm{~W} \cdot \mathrm{sec} / \mathrm{cm}^{2}$. These conditions are satisfied by exposing the LSI to a 12,000 $\mu \mathrm{W} / \mathrm{cm}^{2}$ UV source for $15-20$ minutes, at a distance of 1 inch.

Table 7. PROM Mode Selection

|  | Pin |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Mode | $\overline{\mathbf{C E}}$ | $\overline{\mathbf{O E}}$ | $\mathbf{V}_{\mathrm{PP}}$ | $\mathbf{0}_{\mathbf{0}}-\mathbf{O}_{\mathbf{7}}$ |
| Programming | Low | High | $\mathrm{V}_{\mathrm{PP}}$ | Data input |
| Verify | High | Low | $\mathrm{V}_{\mathrm{PP}}$ | Data output |
| Programming <br> inhibited | High | High | $\mathrm{V}_{\mathrm{PP}}$ | High <br> impedance |

Table 8. PROM Programmers and Socket Adapters

| PROM Programmer |  | Socket Adapter |  |
| :--- | :--- | :--- | :--- |
| Maker | Type Name | Maker | Type Name |
| DATA I/O | 22B | Hitachi | TBD |
|  | 29B |  |  |
| AVAL Corp | PKW-7000 | Hitachi | TBD |

## Precautions

1. Addresses $\$ 0000$ to $\$ 3 F F F$ must be specified if the PROM is programmed by a PROM programmer. If addresses of $\$ 4000$ or higher are accessed, the PROM may not be programmed or verified. Note that the plastic package type cannot be erased and reprogrammed. (Ceramic window packages can be erased and reprogrammed by ultraviolet light.) Data in unused addresses must be set to \$FF.
2. Be sure that the PROM programmer,
socket adapter and LSI lineup (pin 1 positions match). Using the wrong programmer or socket adapter may cause an overvoltage and damage the LSI (table 8). Make sure that the LSI is firmly fixed in the socket adapter, and that the socket adapter is firmly fixed in the programmer.
3. The PROM should be programmed with $\mathrm{V}_{\mathrm{PP}}=12.5 \mathrm{~V}$. Other PROMs use 21 V . If 21 V is applied to the MCU, the LSI may be permanently damaged. 12.5 V is Intel's 27256 VPp.


Figure 26. PROM Mode


Figure 27. PROM Mode Memory Map


Figure 28. A Sequence of High-Speed Programming Flowchart

## ZTAT MCU On-Chip PROM Characteristics and Precautions

Principles of Programming/Erasing: The ZTAT micros' memory cells are the same as an EPROM's. Therefore they are programmed by applying high voltage to control gates and drains, which injects hot electrons into the floating gate. They are stable, surrounded by an energy varrier of $\mathrm{SiO}_{2}$ film. Such a cell becomes a 0 bit due to the memory threshold voltage change. A cell with no condensed electrons at its floating gate appears as a bit (figure 29).

The electron charge in memory cells may
decrease as time goes by. This can be caused by:

- Ultraviolet light: discharged by photoemitted electrons (erasure principle)
- Heat: discharged by thermal emitted electrons
- High voltage: discharged by a high electric field at the control gate or drain

If the oxide film covering a floating gate is defective, the erasure rate is great. Normally, electron erasure does not occur, because such defective devices are found and removed during testing.


Figure 29. Cross-section of EPROM Memory Cell

Programming Precautions: The EPROM memory cells should be programmed under specific voltage and timing conditions. The higher the program voltage and the longer the program pulse is applied, the more electrons will be injected into the floating gate. However, if an overvoltage is applied to $\mathrm{V}_{\mathrm{PP}}$, the $p-n$ junction may be permanently damaged. Pay particular attention to PROM programmer overshoot. Negative voltage noise will cause a parasitic transistor effect, which may reduce break-down voltage.

The ZTAT micros are connected electrically to the PROM programmer through a socket adapter. Therefore, pay attention to the following:

- Confirm that the socket adapter is firmly
fixed on the PROM programmer.
- Do not touch the socket adapter or the LSI during programming.
- Misprogramming can be caused by poor contacts.

On-Chip EPROM Reliability after Programming: Generally, semiconductors are reliable except for initial failures. Parts can be screened to avoid failures. Exposure to high temperature is a kind of screening which removes PROM memory cells with data hold failures in a short time. This is done to the ZTATs in the wafer stage, so ZTAT data hold charcteristics are high. Exposing the LSI to $150^{\circ} \mathrm{C}$ after user programming can effectively upgrade these characteristics. Figure 30 shows the recommeded screening flow.


* Exposure time is the time after the temperature in heater reaches $150^{\circ} \mathrm{C}$.

Note: If programming errors occur continuously during programming with one PROM programmer, stop programming and check the PROM programmer or socket adapter.
If trouble occurs in verification after programming, or after exposure to high temperatures, please inform a Hitachi engineer.

Figure 30. Recommended Screening Flow

## Window-Type Package Precautions

Glass Erasure Window: If the glass window comes in contact with plastic or anything with a static charge, the LSI may malfunction due to the electrostatic charge on the surface of the window. If this occurs, exposing the LSI to ultraviolet light for a few minutes neutralizes the charge, and restores the LSI to normal operation. However, charge stored in the floating gate decreases at the same time, so reprogramming is recommended.

Electrostatic charge buildup on the window is a fundamental cause of malfunctions. Measures for its prevention are the same as those for preventing electrostatic breakdown:

1. Operators should be grounded when handling equipment.
2. Do not rub the glass window with plastics.
3. Be careful of coolant sprays, which may contain a few ions.
4. The ultraviolet shading label (which includes conductive material) effectively neutralizes charge.

Ultraviolet Shading Label: If the LSI is exposed to fluorescent light or sunlight, its memory contents may be erased by the small quantity of ultraviolet light in these sources.

In strong light, the MCU may fail under the influence of photocurrent. To prevent these problems, it is recommended that the device be used with an ultraviolet shading label covering the erasure window after programming.

Special labels are sold for this purpose. They contain metal to absorb ultraviolet light. When choosing a label, note the following:

1. Adhesion (mechanical intensity)-Re-use and dust reduce adhesion. Peeling off a label may cause static electricity. Therefore, erasing and rewriting is recommended after peeling. Sticking a new label over the old one is better than replacing a label.
2. Allowable temperature range-The allowable environmental temperature range of the label should be noted. If it is used under conditions outside this range, the paste may stiffen or adhere to the label, causing paste to remain on the window when the label is removed.
3. Moisture resistance-The allowable moisture range and environmental conditions of the label should be noted. It is difficult to find a shade label applicable to all conditions. The proper label should be selected depending on the intended use of the MCU.

## Addressing Mode

## RAM Addressing Mode

As shown in figure 31, the MCU has three RAM addressing modes: register indirect addressing, direct addressing, and memory register addressing.

Register Indirect Addressing: The W register, X register, and Y register contents (10 bits) are used as the RAM address.

Direct Addressing: A direct addressing instruction consists of two words, with the word (10 bits) following the opcode used as the RAM address.

Memory Register Addressing: The memory register ( 16 digits from $\$ 040$ to $\$ 04 F$ ) is accessed by executing the LAMR and XMRA instructions.

## ROM Addressing Mode and P Instructions

The MCU has four ROM addressing modes, as shown in figure 32.

Direct Addressing Mode: The program can branch to any address in the ROM memory space by executing a JMPL, BRL, or CALL instruction. These instructions replace the 14 program counter bits ( $\mathrm{PC}_{13}$ to $\mathrm{PC}_{0}$ with 14 -bit immediate data.

Current Page Addressing Mode: The ROM memory space is divided into pages, with 256 words in each page. Page zero begins at address $\$ 0000$. By executing a BR instruction, the program can branch to an address in the current page. This instruction replaces the low-order eight bits of the program counter ( $\mathrm{PC}_{7}$ to $\mathrm{PC}_{0}$ ) with the 8 -bit immediate data.

When BR is on page boundary ( $256 n+255$ ) (figure 33), executing a BR instruction transfers the PC contents to the next page according to the hardware architecture. Consequently, the program branches to the next page when the $B R$ is used on a page boundary. The HMCS400 series cross macro assembler has an automatic paging facility for ROM pages.

Zere Page Addressing Mode: By executing a CAL instruction, the program can branch to the zero page subroutine area, which is located at \$0000-\$003F. When a CAL instruction is executed, 6 bits of immediate data are placed in the low-order six bits of the program counter ( $\mathrm{PC}_{5}$ to $\mathrm{PC}_{0}$ ) and 0 s are placed in the high-order eight bits $\left(\mathrm{PC}_{13}\right.$ to $\left.\mathrm{PC}_{6}\right)$.

Table Data Addressing: By executing a TBR instruction, the program can branch to the address determined by the contents of the 4-bit immediate data, accumulator and B register.

P Instruction: ROM data addressed by table data addressing can be referred to by a $P$ instruction (Figure 34). When bit 8 in the referred ROM data is 1,8 bits of ROM data are written into the accumulator and $B$ register. When bit 9 is 1,8 bits of ROM data are written into the R1 and R2 port output register. When both bits 8 and 9 are 1, ROM data are written into the accumulator and B register and also to the R1 and R2 port output register at the same time.

The $P$ instruction has no effect on the program counter.


Register Indirect Addressing


Direct Addressing


Memory Register Addressing

Figure 31. RAM Addressing Mode


Direct Addressing


Program Counter
$\mathrm{PC}_{13} \mathrm{PC}_{12}, \mathrm{PC}_{11}, \mathrm{PC}_{10}, \mathrm{PC}_{9}, \mathrm{PC}_{8}, \mathrm{PC}_{7}, \mathrm{PC}_{6}, \mathrm{PC}_{5}, \mathrm{PC}_{4}, \mathrm{PC}_{3}, \mathrm{PC}_{2}, \mathrm{PC}_{1}, \mathrm{PC}_{0}$

Current Page Addressing


Zero Page Addressing


Table Data Addressing

Figure 32. ROM Addressing Mode


Figure 33. BR Instruction Branch Destination on Page Boundary


Pattern

Figure 34. P Instruction

## HITACHI

## Instruction Set

The HD404302, HD4074308 provide 100 instructions which are classified into 10 groups as follows:

1. Immediate instruction (Table 9)
2. Register-to-register instruction (Table 10)
3. RAM address instruction (Table 11)
4. RAM register instruction (Table 12)
5. Arithmetic instruction (Table 13)
6. Compare instruction (Table 14)
7. RAM bit manipulation instruction (Table 15)
8. ROM address instruction (Table 16)
9. Input/output instruction (Table 17)
10. Control instruction (Table 18)

Tables 9-18 list their functions, and table 19 is an opcode map.

## Table 9. Immediate Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Immediate | LAI i |  | $i \rightarrow A$ |  | 1/1 |
| Load B from Immediate | LBI i | $1000000000 i_{3} i_{2} i_{1} i_{0}$ | $i \rightarrow B$ |  | 1/1 |
| Load Memory from Immediate | LMID i, d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \rightarrow M$ |  | 2/2 |
| Load Memory from Immediate, Increment $Y$ | LMIIY i |  | $i \rightarrow M, Y+1 \rightarrow Y$ | NZ | 1/1 |

Table 10. Register-to-Register Instructions
$\left.\begin{array}{lllllllllllll}\text { Operation } & \text { Mnemonic } & \text { Operation } & \text { Code } & & & \text { Function } & \text { Status } \\ \text { Cycles }\end{array}\right]$

Note: An operand is provided for the second word of LAW and LWA instruction by assembler automatically.

Table 11. RAM Address Instructions


Note: An operand is provided for the second word of LAW and LWA instruction by assembler automatically.

Table 12. RAM Register Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  | Function$M \rightarrow A,(X \rightarrow S P X, Y \rightarrow S P Y)$ |  | Status | Words/ Cycles <br> $1 / 1$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Memory | LAM (XY) | 00 | 10 | 00 | 01 | 10 | 0 | y | x |  |  |  |  |
| Load A from Memory | LAMD d | 01100010000 $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  |  |  |  |  |  |  |  | $M \rightarrow A$ |  | 2/2 |
| Load B from Memory | LBM(XY) | 0001 |  |  | 0 | 0 | 0 | y |  |  | $M \rightarrow B,(X \rightarrow S P X, Y \rightarrow S P Y)$ |  | 1/1 |
| Load Memory from A | LMA(XY) | 00 | 10 | 00 | 01 | 0 | 1 | $y$ |  |  | $A \rightarrow M,(X \rightarrow S P X, Y \rightarrow S P Y)$ |  | 1/1 |
| Load Memory from A | LMAD d | 01110010100 $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  |  |  |  |  |  |  |  | $A \rightarrow M$ |  | 2/2 |
| Load Memory from A, Increment $Y$ | LMAIY(X) | $0001$ |  | 10 | 01 | 10 | 0 | 0 |  |  | $A \rightarrow M, Y+1 \rightarrow Y(X \rightarrow S P X)$ | NZ | 1/1 |
| Load Memory from A, Decrement $Y$ | LMADY(X) | 00 | 11 | 10 | 01 | 0 | 0 | 0 |  |  | $A \rightarrow M, Y-1 \rightarrow Y(X \rightarrow S P X)$ | NB | 1/1 |
| Exchange Memory and $A$ | XMA(XY) | 00 | 10 | 00 | 0 | 0 | 0 | y |  |  | $M \rightarrow A,(X-S P X, Y \sim S P Y)$ |  | 1/1 |
| Exchange Memory and A | XMAD d | $011000000000$$d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  |  |  |  |  |  |  |  | $M \rightarrow A$ |  | 2/2 |
| Exchange Memory and B | XMB(XY) | 00011 |  |  | 0 | 0 | 0 | y | x |  | $M \rightarrow B,(X \rightarrow S P X, Y \rightarrow S P Y)$ |  | 1/1 |

Note: $(X Y)$ and $(X)$ have the following meaning:
(1) The instructions with (XY) have 4 mnemonics and 4 object codes for each (example of LAM $(X Y)$ is given, below).
Opcode $X$ and $Y$ are assembler as follows.

| Mnemonic | $\mathbf{y}$ | $\mathbf{x}$ | Function |
| :--- | :--- | :--- | :--- |
| LAM | 0 | 0 |  |
| LAMX | 0 | 1 | $\mathrm{X} \mapsto \mathrm{SPX}$ |
| LAMY | 1 | 0 | $\mathrm{Y} \mapsto \mathrm{SPY}$ |
| LAMXY | 1 | 1 | $\mathrm{X} \mapsto \mathrm{SPX}, \mathrm{Y} \mapsto \mathrm{SPY}$ |

(2) The instructions with ( $X$ ) have 2 mnemonics and 2 object codes for each (example of $\operatorname{LMAI} Y(X)$ is given below) Opcode $X$ is assembler as follows.

| Mnemonic | $\mathbf{x}$ | Function |
| :--- | :--- | :--- |
| LMAIY | 0 |  |
| LMAIYX | 1 | $\mathrm{X}-\mathrm{SPX}$ |

## Table 13. Arithmetic Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Add Immediate to A | Al i | 100 | $A+i \cdots A$ | OVF | 1/1 |
| Increment B | IB | $\begin{array}{llllllllll}0 & 0 & 0 & 1 & 0 & 0 & 1 & 1 & 0 & 0\end{array}$ | $B+1 \rightarrow B$ | NZ | 1/1 |
| Decrement B | DB | $\begin{array}{lllllllllll}0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1\end{array}$ | $B-1 \rightarrow B$ | NB | 1/1 |
| Decimal Adjust for Addition | DAA | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & 1 & 0\end{array}$ |  |  | 1/1 |
| Decimal Adjust for Subtraction | DAS | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0\end{array}$ |  |  | 1/1 |
| Negate A | NEGA | $\begin{array}{llllllllll}0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0\end{array}$ | $\bar{A}+1 \cdots A$ |  | 1/1 |
| Complement B | COMB | $\begin{array}{llllllllll}0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$ | $\bar{B} \rightarrow B$ |  | 1/1 |
| Rotate Right A with Carry | ROTR | 00010010000000000 |  |  | 1/1 |
| Rotate Left A with Carry | ROTL | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 1\end{array}$ |  |  | 1/1 |
| Set Carry | SEC | $\begin{array}{llllllllll}0 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & 1 & 1\end{array}$ | $1 \rightarrow C A$ |  | 1/1 |
| Reset Carry | REC | $\begin{array}{llllllllll}0 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0\end{array}$ | $0 \rightarrow C A$ |  | 1/1 |
| Test Carry | TC | $\begin{array}{llllllllll}0 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 1\end{array}$ |  | CA | 1/1 |
| Add A to Memory | AM | 00000000010000 | $M+A \rightarrow A$ | OVF | 1/1 |
| Add A to Memory | AMD d | 0100001000 $d_{9} d_{8} d_{7} d_{6} d_{5}^{1} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $M+A \rightarrow A$ | OVF | 2/2 |
| Add A to Memory with Carry | AMC | 00000000111000 | $\begin{aligned} & M+A+C A \rightarrow A \\ & O V F \rightarrow C A \end{aligned}$ | OVF | 1/1 |
| Add A to Memory with Carry | AMCD d | $\begin{array}{cccccccccc} 0 & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ | $\begin{aligned} & M+A+C A \rightarrow A \\ & O V F \rightarrow C A \end{aligned}$ | OVF | 2/2 |
| Subtract A from Memory with Carry | SMC | 000110001110000 | $\begin{aligned} & M-A-\overline{C A} \rightarrow A \\ & N B \rightarrow C A \end{aligned}$ | NB | 1/1 |
| Subtract A from Memory with Carry | SMCD d | $\begin{array}{llllllllll}0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $\begin{aligned} & M-A-\overline{C A} \rightarrow A \\ & N B \rightarrow C A \end{aligned}$ | NB | 2/2 |
| OR A and B | OR | $\begin{array}{lllllllllll}0 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ | $A \cup B \rightarrow A$ |  | 1/1 |
| AND Memory with A | ANM | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & 0\end{array}$ | $A \cap M \rightarrow A$ | NZ | 1/1 |
| AND Memory with A | ANMD d | $\begin{array}{cccccccccc} 0 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ | $A \cap M \rightarrow A$ | NZ | 2/2 |
| OR Memory with A | ORM | $\begin{array}{llllllllll}0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0\end{array}$ | $A \cup M \rightarrow A$ | NZ | 1/1 |
| OR Memory with A | ORMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \cup M \rightarrow A$ | NZ | 2/2 |
| EOR Memory with A | EORM | $\begin{array}{llllllllll}0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 0\end{array}$ | $A \oplus M \rightarrow A$ | NZ | 1/1 |
| EOR Memory with A | EORMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \oplus M \rightarrow A$ | NZ | 2/2 |

Note: $\cap$ : Logical AND
$U$ : Logical OR
$\oplus$ : Exclusive OR

Table 14. Compare Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Immediate Not Equal to Memory | INEM |  | $i \neq M$ | NZ | 1/1 |
| Immediate Not Equal to Memory | INEMD i,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \neq M$ | NZ | 2/2 |
| A Not Equal to Memory | ANEM | 00000000000100 | $A \neq M$ | NZ | 1/1 |
| A Not Equal to Memory | AMEMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \neq M$ | NZ | 2/2 |
| B Not Equal to Memory | BNEM | $\begin{array}{llllllllll}0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ | $B \neq M$ | NZ | 1/1 |
| Y Not Equal to Immediate | YNEI i |  | $Y \neq i$ | NZ | 1/1 |
| Immediate Less or Equal to Memory | ILEM i |  | $i \leqq M$ | NB | 1/1 |
| Immediate Less or Equal to Memory | ILEMD i, d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \leqq M$ | NB | 2/2 |
| A Less or Equal to Memory | ALEM | 000000001100100 | $A \leqq M$ | NB | 1/1 |
| A Less or Equal to Memory | ALEMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \leqq M$ | NB | 2/2 |
| B Less or Equal to Memory | BLEM | $\begin{array}{llllllllll}0 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ | $B \leqq M$ | NB | 1/1 |
| A Less or Equal to Immediate | ALEI ${ }^{\text {i }}$ |  | $A \leqq i$ | NB | 1/1 |

Table 15. RAM Bit Manipulation Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set Memory Bit | SEM $n$ | $00010000001 n_{1} n_{0}$ | $1 \rightarrow M(n)$ |  | 1/1 |
| Set Memory Bit | SEMD n, d | $01110000011 n_{1} 0$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $1 \rightarrow M(n)$ |  | 2/2 |
| Reset Memory Bit | REM n | $00010000100 n_{1} n_{0}$ | $0 \rightarrow M(n)$ |  | 1/1 |
| Reset Memory Bit | REMD n, d | $01110000100 n_{1} 0$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $0 \rightarrow M(n)$ |  | 2/2 |
| Test Memory Bit | TM n | $000100000111 n_{1}$ |  | $M(n)$ | 1/1 |
| Test Memory Bit | TMD n, d | $011000011 n_{1} n_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | $M(n)$ | 2/2 |

Table 16. ROM Address Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Branch on Status 1 | BR b | $11 b_{7} b_{6} b_{5} b_{4} b_{3} b_{2} b_{1} b_{0}$ |  | 1 | 1/1 |
| Long Branch on Status 1 | BRLu | $\begin{array}{lllllll}0 & 1 & 0 & 1 & 1 & 1 & p_{3}\end{array} p_{2} p_{1} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Long Jump Unconditionally | JMPL u | $\begin{array}{lllllll}0 & 1 & 0 & 1 & 0 & 1 & p_{3} p_{2} \\ p_{1}\end{array} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  |  | 2/2 |
| Subroutine Jump on Status 1 | CAL a |  |  | 1 | 1/2 |
| Long Subroutine Jump on Status 1 | CALL u | $\begin{array}{lllllll}0 & 1 & 0 & 1 & 1 & p_{3} p_{2} & p_{1}\end{array} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Table Branch | TBR p |  |  |  | 1/1 |
| Return from Subroutine | RTN | 00000010000 |  |  | 1/3 |
| Return from Interrupt | RTNI | 000000100001 | $1-1 / E$ <br> CA Restore | ST | 1/3 |

Table 17. Input/Output Instructions


Table 18. Control Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No Operation | NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  | 1/1 |
| Standby Mode | SBY | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |  |  | 1/1 |
| Stop Mode | STOP | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |  |  | 1/1 |

Note: The STS (Start serial) instruction is not provided for the HD404302/HD4074308 since it does not have a serial interface.

Table 19. Opcode Map


## Absolute Maximum Ratings

| Item | Symbol | Value | Unit | Note |
| :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $V_{\text {cc }}$ | -0.3 to +7.0 | V |  |
| Program Voltage | $V_{P P}$ | -0.3 to +14.0 | V | 2, 13 |
| Terminal Voltage | $V_{T}$ | -0.3 to $V_{C c}+0.3$ | V | 3 |
|  |  | $\mathrm{V}_{\mathrm{cc}}-42$ to $\mathrm{V}_{\mathrm{Cc}}+0.3$ | V | 4 |
| Total Allowance of Input Current | $\Sigma l_{0}$ | 50 | mA | 5 |
| Maximum Input Current | 10 | 15 | mA | 7,8 |
| Maximum Output Current | - $\mathrm{I}_{0}$ | 4 | mA | 8,9 |
|  |  | 6 | mA | 9, 10 |
|  |  | 30 | mA | 9, 11 |
| Total Allowance of Output Current | - $\Sigma \mathrm{l}_{0}$ | 150 | mA | 6 |
| Operation Temperature | $\mathrm{T}_{\text {opr }}$ | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $\mathrm{T}_{\text {str }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature (bias) | $\mathrm{T}_{\text {bias }}$ | -25 to +80 | ${ }^{\circ} \mathrm{C}$ | 13 |

Notes: 1. Permanent LSI damage may occur if absolute maximum ratings are exceeded. Normal operation should be performed under the conditions specified by electrical characteristics. Exceeding these conditions can result in LSI malfunction or degraded performance.
2. Applies to the RESET pin (Vpp). (HD4074308)
3. Applies to pins except for high-voltage pins.
4. Applies to high-voltage pins.
5. Total allowance of input currents is the total sum of input current which flow in from all I/ O pins to GND simultaneously.
6. Total allowance of output currents is the total sum of the output current which flow output from $V_{C C}$ to all I/O pins simultaneously.
7. Maximum input current is the maximum amount of input current from each $1 / O$ pin to GND.
8. Applies to R3 and R4.
9. Maximum output current is the maximum amount of output current from $\mathrm{V}_{\mathrm{cc}}$ to each $\mathrm{I} / \mathrm{O}$ pin.
10. Applies to RO to R2.
11. Applies to $D_{0}$ to $D_{12}$.
12. Voltage is based on GND.
13. Applies to the HD4074308.

## Electrical Characteristics

DC Characteristics ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, G N D=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{a}}=-20$ to + $75{ }^{\circ} \mathrm{C}$ unless otherwise noted)

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $V_{\mathrm{IH}}$ | $\begin{aligned} & \text { RESET, } \\ & \mathrm{RB}_{2} / \mathrm{INT}_{0}, \\ & \mathrm{R}_{3} / \mathrm{INT}_{1} \end{aligned}$ | 0.8 V CC |  | $V_{C C}+0.3$ | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | $V_{C C}-0.5$ |  | $v_{C C}+0.3$ | V |  |  |
| Input Low Voltage | VIL | $\begin{aligned} & \text { RESET, } \\ & \mathrm{RB}_{2} / \mathrm{INT}_{0}, \\ & \mathrm{R}_{3} / \mathrm{INT}_{1} \end{aligned}$ | -0.3 |  | 0.2 V CC | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | $-0.3$ |  | 0.5 | V |  |  |
| Input/Output <br> Leakage <br> Current | 11 \\| | $\begin{aligned} & \mathrm{RESET}_{,} \\ & \mathrm{R3}_{2} / \mathrm{INT}_{0}, \\ & \mathrm{RB}_{3} / \mathrm{INT}_{1}, \\ & \mathrm{OSC}_{1} \end{aligned}$ |  |  | TBD | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{Cc}}$ | 1 |
| Current <br> Dissipation in Active Mode | ICC | $\mathrm{V}_{\mathrm{CC}}$ |  |  | TBD | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz} \end{aligned}$ | 2,5 |
| Current <br> Dissipation in Standby Mode | $\mathrm{I}_{\text {SBY }}$ | $\mathrm{V}_{\mathrm{cc}}$ |  |  | TBD | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz} \end{aligned}$ | 3,5 |
| Current <br> Dissipation in Stop Mode | $1_{\text {stop }}$ | $\mathrm{V}_{\mathrm{cc}}$ |  |  | TBD | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {in }}(\overline{T E S T})=V_{C C} \\ & V_{\text {in }}(\text { RESET })=G N D \end{aligned}$ | 4 |
| Stop Mode Retain Voltage | $\mathrm{V}_{\text {stop }}$ | $\mathrm{V}_{\mathrm{cc}}$ | 2 |  |  | V |  |  |

Notes: 1. Excluding pull-up MOS current and output buffer current.
2. The MCU is in the reset state. Input/output current does not flow.

- MCU in reset state, operation mode
- RESET, TEST: Vcc
- R3, R4: VCC
- $\mathrm{D}_{0}-\mathrm{D}_{12}, \mathrm{RO}-\mathrm{R} 2, \mathrm{RA}_{1}: \mathrm{V}_{\text {disp }}$

3. The timer/counter operates with the fastest clock. Input/output current does not flow.

- MCU in standby mode
- Input/output in reset state
- RESET: GND
- TEST: VCC
- R3, R4: Vcc
- $\mathrm{D}_{0}-\mathrm{D}_{12}, \mathrm{RO}$-R2, RA $\mathrm{R}_{1}$ : $\mathrm{V}_{\text {disp }}$

4. Excluding pull-down MOS current.
5. When $\mathrm{f}_{\text {osc }}=x(\mathrm{MHz})$ estimate the current dissipation as follows:

Max value $\mathrm{f}_{\text {osc }}=x \mathrm{MHz}=\mathrm{x} / 8 \times\left(\max\right.$ value $\left.\mathrm{f}_{\mathrm{osc}}=4(\mathrm{MHz})\right)$

Input/Output Characteristics for Standard Pin ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, GND $=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-$ 40 V to $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{a}}=-20$ to $+75^{\circ} \mathrm{C}$ unless otherwise noted)
$\left.\begin{array}{llllllll}\text { Item } & \text { Symbol } & \text { Pin } & \text { Min } & \text { Typ } & \text { Max } & \text { Unit } & \text { Test Conditions }\end{array}\right]$ Note

Notes: 1. Applied to I/O pins with CMOS output selected by mask option.
2. Pull-up MOS current and output buffer current are excluded.
3. Applied to $\mathrm{I} / \mathrm{O}$ pins with pull-up MOS selected by mask option.

Input/Output Characteristics for High Voltage Pin ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, GND $=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=$ $\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{a}}=-20$ to $+75^{\circ} \mathrm{C}$ unless otherwise noted)

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{12}, \\ & \mathrm{R} 1, \mathrm{R} 2, \\ & R A_{1}, R O \end{aligned}$ | 0.7 V CC |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |  |
| Input Low Voltage | VIL | $\begin{aligned} & D_{0}-D_{12}, \\ & R 1, R 2, \\ & R A_{1}, R O \end{aligned}$ | $V_{C C}-40$ |  | 0.2 VCC | V |  |  |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{12}, \\ & \mathrm{TG} \mathrm{G}_{0}, \mathrm{~T} \mathrm{G}_{1} \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}-3.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=15 \mathrm{~mA}$ |  |
|  |  |  | $\mathrm{V}_{\text {CC }}-2.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=10 \mathrm{~mA}$ |  |
|  |  |  | $V_{\text {CC }}-1.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=4 \mathrm{~mA}$ |  |
|  |  | R0-R2 | $\mathrm{V}_{\text {CC }}-3.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=3 \mathrm{~mA}$, |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}-2.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}-1.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=0.8 \mathrm{~mA}$ |  |
| Output Low Voltage | VoL | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{12}, \\ & \mathrm{RO} \mathrm{R} 2 \end{aligned}$ |  |  | $V_{C C}-34$ | V | $\mathrm{V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ | 1 |
|  |  | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{12} \\ & \mathrm{RO} \mathrm{R} 2 \end{aligned}$ |  |  | $V_{C C}-37$ | V | $150 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ | 2 |
| Input/Output <br> Leakage <br> Current | $\mid 11$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{12}, \\ & \mathrm{RO} \mathrm{R} 2, \\ & \mathrm{RA}_{1}, \end{aligned}$ |  |  | 20 | $\mu \mathrm{A}$ | $V_{\text {in }}=V_{C C}-40 V$ to $V_{C C}$ | 3 |
| Pull-Down MOS Current | $I_{d}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{12}, \\ & \mathrm{RO} \mathrm{R} 2, \end{aligned}$ | TBD | TBD | TBD | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {disp }}=V_{\mathrm{CC}}-35 \mathrm{~V}, \\ & \mathrm{~V}_{\text {in }}=\mathrm{V}_{\mathrm{CC}} \end{aligned}$ | 4 |

Notes: 1. Applied to I/O pins with pull-down MOS selected by mask option.
2. Applied to !/O pins without pull-down MOS (PMOS open drain) selected by mask option.
3. Pull-down MOS current and output buffer current are excluded.
4. Applied to $1 / O$ pins with pull-down MOS selected by mask option.

## AC Characteristics

( $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%, G N D=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{disp}}=\mathrm{V}_{\mathrm{Cc}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{Cc}}, \mathrm{T}_{\mathrm{a}}=-20$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted)


Notes: 1. Oscillation stabilization time is the time until the oscillator stabilizes after $V_{c c}$ reaches 4.5 V at power-on, or after RESET goes to high in canceling system oscillator stop state. At power-on, or canceling system oscillator stop state, RESET must remain high for at least $t_{R C}$. Since $t_{R C}$ depends on the crystal or ceramic filter's circuit constant and stray capacitance, it is recommended that the user should get the maker's advice when designing the RESET circuit.


GND
Crystal: 4.194304 MHz
$\left.\begin{array}{l}R_{f}= \\ C_{1}=\end{array}\right\}$ TBD
2. See figure 35 .
3. See figure 36.
4. See figure 37.
5. See figure 38.


GND
Ceramic filter: CSA 4.00 MG (Murata)
$\left.\begin{array}{l}\mathrm{R}_{\mathrm{f}}= \\ \mathrm{C}_{1}=\mathrm{C}_{2}=\end{array}\right\}$ TBD

## HD404302/HD4074308

A/D Converter Characteristics ( $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{ss}}=\mathbf{A V} \mathrm{Vs}=\mathbf{G N D}$, $\mathrm{T}_{\mathrm{a}}=0$ to $+70^{\circ} \mathrm{C}$

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog power supply voltage | $A V_{C C}$ | $\mathrm{AV}_{\mathrm{CC}}$ | $V_{C C}-0.3$ | Vcc | $V_{c c}+0.3$ | V |  |
| Analog input voltage | $A V_{\text {in }}$ | ANO-AN3 | $\mathrm{AV}_{\text {SS }}$ |  | $\mathrm{AV}_{\mathrm{CC}}$ | $\checkmark$ |  |
| Current between $\mathrm{AV}_{\text {cc }}-\mathrm{AV}_{\text {SS }}$ | $l_{\text {ad }}$ |  | - | TBD | - | mA |  |
| Analog input capacity | $\mathrm{Cain}_{\text {a }}$ | ANO-AN3 | - | TBD | - | pF |  |
| Resolution |  |  | 8 | 8 | 8 | Bit |  |
| Conversion Time |  |  | 61 | - | - | $\mu \mathrm{S}$ |  |
| Number of inputs |  |  | 0 | - | 4 | Channel |  |
| Absolute accuracy |  |  | - | - | TBD | LSB | $\begin{aligned} & \mathrm{T}_{\mathrm{a}}=25 \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \end{aligned}$ |

$\mathrm{OSC}_{1}$


Figure 35. Oscillator Timing


Figure 36. Interrupt Timing


Figure 37. Reset Timing


Figure 38. Timing Load Circuit

## Programming Electrical Characteristics for HD4074308

## Write and Verify Mode

DC Characteristics
( $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, $\mathrm{Ta}=25{ }^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$, unless otherwise notes.)

| Item |  | Symbol | Min Typ | Max | Unit Test Condition |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Input high voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}, \mathrm{~A}_{0}-\mathrm{A}_{14}, \overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 2.2 | $\mathrm{~V}_{\mathrm{CC}}+0.3$ | V |  |
| Input low voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}, \mathrm{~A}_{0}-\mathrm{A}_{14}, \overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ | $\mathrm{V}_{\mathrm{IL}}$ | -0.3 | 0.8 | V |  |
| Output high voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}$ | $\mathrm{~V}_{\mathrm{OH}}$ | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ |
| Output low voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}$ | $\mathrm{~V}_{\mathrm{OL}}$ |  | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |
| Input leakage current | $\mathrm{O}_{0}-\mathrm{O}_{7}, \mathrm{~A}_{0}-\mathrm{A}_{14}, \overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ | $\left\|\mathrm{I}_{\mathrm{LI}}\right\|$ | 2 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{in}}=5.25 \mathrm{~V} / \mathrm{O} .5 \mathrm{~V}$ |  |
| $\mathrm{~V}_{\mathrm{CC}}$ current |  | $\mathrm{I}_{\mathrm{CC}}$ | 30 | mA |  |  |
| $\mathrm{~V}_{\text {PP }}$ current | $\mathrm{I}_{\mathrm{PP}}$ | 40 | mA |  |  |  |

AC Characteristics
( $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, $\mathrm{Ta}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$, unless otherwise notes.)

| Item | Symbol | Min | Typ | Max | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address set-up time | $t_{\text {AS }}$ | 2 |  |  | $\mu \mathrm{S}$ | Figure 39 |
| $\overline{O E}$ set-up time | toes | 2 |  |  | $\mu \mathrm{S}$ |  |
| Data set-up time | $t_{\text {DS }}$ | 2 |  |  | $\mu \mathrm{S}$ |  |
| Address hold time | $t_{\text {AH }}$ | 0 |  |  | $\mu \mathrm{s}$ |  |
| Data hold time | $t_{\text {DH }}$ | 2 |  |  | $\mu \mathrm{S}$ |  |
| Output disable delay time | $t_{\text {DF }}$ |  |  | 130 | ns |  |
| $\mathrm{V}_{\text {PP }}$ set-up time | tvps | 2 |  |  | $\mu \mathrm{S}$ |  |
| Program pulse width | tpw | 0.95 | 1.0 | 1.05 | ms |  |
| $\overline{\mathrm{CE}}$ pulse width when overprogramming | topw | 2.85 |  | 78.75 | ms |  |
| $V_{\text {cc }}$ set-up time | tvcs | 2 |  |  | $\mu \mathrm{s}$ |  |
| Data output delay time | tos | 0 |  | 500 | ns |  |

Note : 1. Input pulse level-0.8 to 2.2 V
Input rising/falling time $\leqq 20 \mathrm{~ns}$
Timing reference level $\left\{\begin{array}{c}\text { input : } 1.0 \mathrm{~V}, 2.0 \mathrm{~V} \\ \text { output }: 0.8 \mathrm{~V}, 2.0 \mathrm{~V}\end{array}\right.$


Figure 39. PROM Programming/Verifying Timing Diagram

Switching characteristics
Input pulse level $\cdots \cdots \cdots \cdots \cdots \cdots \cdot 0.8 \mathrm{~V}$ to 2.2 V
Input rising/falling time $\cdots \cdots \cdots \leqq 20 \mathrm{~ns}$
Output loading $\cdots \cdots \cdots \cdots \cdots \cdots \cdots 1 \mathrm{TLL}$ Gate +100 pF
Input/output timing reference level $\cdots \cdots \cdots \cdots \cdot$ Output: $1 \mathrm{~V}, 2 \mathrm{~V}$
Input: $0.8 \mathrm{~V}, 2 \mathrm{~V}$


Figure 40. PROM Read Timing Diagram

## Read Mode

## DC Characteristics

( $V_{C C}=5 \mathrm{~V} \pm 10 \%, V_{P P}=V_{C c} \pm 0.6 \mathrm{~V}, V_{S S}=0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$, unless otherwise notes.)

| Item | Symbol | Min | Typ | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Leak Current | l LI |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{Vin}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$ |
| Output Leak Current | ILO |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, Vout $=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$ |
| Programming VPp Current | IPP |  | 1 | 100 | $\mu \mathrm{A}$ | $V_{P P}=V_{C C}+0.6 \mathrm{~V}$ |
| Operating Vcc Current | Icc* |  |  | 30 | mA | $\mathrm{f}=1 \mathrm{MHz}$, lout $=0 \mathrm{~mA}$ |
| Input Voltage | VIL | -0.3 |  | 0.8 | V |  |
|  | $V_{\text {IH }}$ | 2.2 |  | $\mathrm{V}_{c c}+0.3$ | V |  |
| Output Voltage | V OL |  |  | 0.4 | V | $\mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |
|  | V OH | 2.4 |  |  | V | $\mathrm{I}_{\text {OH }}=-200 \mu \mathrm{~A}$ |

* Input through current is excluded.

AC Characteristics
( $V_{C C}=5 \mathrm{~V} \pm 10 \%, V_{P P}=V_{C C} \pm 0.6 \mathrm{~V}, V_{s s}=0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$, unless otherwise notes.)

| Item | Symbol | Min | Max | Unit | Condition |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Access Time | $\mathrm{t}_{\mathrm{ACC}}$ |  | 500 | ns | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |
| $\overline{\overline{C E} \text { Output }}$Delay Time | $\mathrm{t}_{\mathrm{CE}}$ |  | 500 | ns | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |
| $\overline{\overline{\mathrm{OE}} \text { Output }}$Delay Time | toE | 10 | 150 | ns | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |
| Output Disable <br> Delay Time | $\mathrm{t}_{\mathrm{DF}} *$ | 0 | 105 | ns | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |
| Data Output <br> Hold Time | toH | 0 |  | ns | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |

$* t_{D F}$ is determined when the output reaches open state and output level cannot be referred.

| HD404302 |
| :--- |
| Option List |

* Please enter check marks in $\square$, for example a, $x$ or $\vee$.
(1)

Package type
$\square$ DP-42

## (2) ZTAT compatibility

| $\square \mathrm{I} / \mathrm{O}$ circuit compatibility with the HD4074308 |
| :--- |
| $\square$ No I/O circuit compatibility with the HD4074308 |


| Order data |  |
| :--- | :--- |
| Company name |  |
| Department |  |
| Name |  |
| ROM code |  |
| LSI type $\quad$ HD40 |  |

(4) ROM media
$\square$ EPROM: emulator type
$\square$ HD4074308
(Note) ZTAT compatibility is enabled only when all pins use C or D type circuit. In this case do not check the list item (3) and (5).
(3) 1/O option (I/O options masked by $\square$ are not available)


(5) $\mathrm{RA}_{1} / \mathrm{V}_{\text {disp }}$

| $\square$ RA $_{1}:$ without pull-down MOS (D) |
| :--- |
| $\square \mathrm{V}_{\text {disp }}$ |

Note: $\quad \mathrm{RA}_{1} / \mathrm{V}_{\text {disp }}$ has to be selected as $\mathrm{V}_{\text {disp }}$ pin exept the case that all high voltage pins are option $E$.

Condition
(6) $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ oscillator

| $\square$ Ceramic filter | $\mathrm{f}=$ | MHz |
| :--- | :--- | :--- |
| $\square$ Crystal | $\mathrm{f}=$ | MHz |
| $\square$ External clock | $\mathrm{f}=$ | MHz |

Please check the option you select.
A: Without pull-up MOS
B: CMOS output with pull-up MOS
C: CMOS output without pull-up MOS
D: Without pull-down MOS (PMOS open-drain)
E: With pull-down MOS
Note that when all pins are selected as C or D, items (3) and (5) should not be checked.

# HD404418/HD4074418/ HD4074408 

## Description

The HD404418, HD4074418, and HD4074408 are 4-bit single chip microcomputers basically equivalent to the HMCS400 series providing high programming productivity and highspeed operation. The devices have on-chip resources such as ROM, RAM, I/O, four timer/ counters, and two serial interfaces. All pins are CMOS standard for the HD404418, HD4074418, and the HD4074408 includes 8 high-voltage pins.

## Features

- 8,192 words $\times 10$ bits ROM
- 512 digits $\times 4$ bits RAM
- $58 \mathrm{I} / \mathrm{O}$ pins
-Including 4 input pins, 16 high current pins (total current: 100 mA ), 2 NMOS open-drain pins, and 8 high-voltage NMOS open-drain pins (HD4074408 only)
-HD404418, HD4074418: all CMOS standard pins
-HD4074408: includes 8 high voltage pins
- 4 timer/counters
- 4 analog inputs
- 2 clock-synchronous 8-bit serial interfaces
- 12 interrupt sources
-External: 6
-Internal: 6
- Subroutine stack: Up to 16 levels including interrupts
- Two low power dissipation modes -Standby mode -Stop mode
- On-chip oscillator: Crystal or ceramic filter (Externally drivable)
- Instruction cycle time: $1.0 \mu \mathrm{~s}$ (fosc $=8 \mathrm{MHz}$ )
- Package
-64-pin shrink type ceramic DIP with window
-64-pin shrink type plastic DIP -64-pin flat plastic package


## Program Development Support Tools

- Cross assembler and simulator software for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PC
- Programming socket adapter for programming the EPROM-on-chip device


## Ordering Information

|  | Part No. | Package |
| :---: | :---: | :---: |
| Mask ROM type | HD404418S | DP-64S |
|  | HD404418F | FP-64 |
|  | HD404418H | FP-64A |
| ZTAT type | HD4074418S | DP-64S |
|  | HD4074418C | DC-64S |
|  | HD4074418F | FP-64 |
|  | HD4074418H | FP-64A |
|  | HD4074408S | DP-64S |
|  | HD4074408C | DC-64S |
|  | HD4074408F | FP-64 |
|  | HD4074408H | FP-64A |

## Pin Arrangement

HD404418S, HD4074418C, HD4074418S,
HD4074408C, HD4074408S


DC-64S, DP-64S
(Top View)
HD404418H, HD4O74418H, HD4074408H


HD404418F, HD4074418F, HD4074408F

(Top View)


## Pin Function

GND, VCc (Power)

GND and $V_{C C}$ are the power supply pins for the MCU. Connect GND to the ground ( 0 V ) and apply $5 \mathrm{~V} \pm 10 \%$ to the $\mathrm{V}_{\mathrm{Cc}}$ pin.

## TEST (Test)

$\overline{T E S T}$ is for test purposes only. Connect it to $\mathrm{V}_{\mathrm{CC}}$.

## RESET (Reset)

RESET resets the MCU. For details, see Reset section.

## $\mathbf{O S C}_{\mathbf{1}}$, OSC $_{2}$ (Oscillator Connections)

$\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ are the connection pins for the internal oscillator circuit. They can be connected to a crystal resonator, ceramic filter resonator, or external oscillator circuits.

## $\mathbf{D}_{0}-\mathbf{D}_{15}$ (Port D)

Port D consists of 16 1-bit input/output ports. Pins $D_{0}-D_{15}$ are all high-current pins. For details, see Input/Output section.

## R0-RA (Port R)

Ports R0-R9 are 4-bit I/O ports. (RA consists of two bits.) Refer to Input/Output section for details.

Ports R0-R2, RA: R0-R2, RA are I/O ports.
Port R3: Port R3 I/O port is available as an input of the external interrupts ( $\overline{\mathrm{INT}}_{0}-\mathrm{INT}_{3}$ ).

Port R4: Port R4 is an I/O port. Pins R40-R4 ${ }_{2}$ can be used as I/O pins of the serial interface. Pin R43 functions as a reference voltage input pin ( $\mathrm{V}_{\mathrm{ref}}$ ) of the analog input pin.

Port R5: Port R5 is an I/O port. Pins R50 and R5 ${ }_{1}$ function as the inputs of external interrupt pins ( $\overline{\mathrm{INT}}_{4}, \mathrm{INT}_{5}$ ) or timer 1, timer 2. Pins R5 2
and $R 5_{3}$ function as outputs of timer 1 and timer 2.

Port R6: Port R6 is an I/O port. Pins R61-R63 are the $I / O$ pins of the serial interface $2 . R 6_{0}$ is available as output pin of timer 3.

Port R7: Port R7 input port is available as an analog input port.

Ports R8, R9: Ports R8 and R9 I/O ports are used as standard ports for the HD404418, HD4074418, and as high-voltage ports for the HD4074408.
$\overline{\mathrm{INT}}_{\mathbf{0}}, \overline{\mathrm{INT}}_{1}, \mathrm{INT}_{2}, \mathrm{INT}_{3}, \overline{\mathrm{INT}}_{4}, \mathrm{INT}_{5}$ (Interrupts)
$\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}, \mathrm{INT}_{2}, \mathrm{INT}_{3}, \overline{\mathrm{INT}}_{4}, \mathrm{INT}_{5}$ are external interrupts for the MCU. $\mathrm{INT}_{0}, \overline{\mathrm{INT}}_{1}, \mathrm{INT}_{2}, \mathrm{INT}_{3}$, $\mathrm{INT}_{4}, \mathrm{INT}_{5}$ are multiplexed with $\mathrm{R}_{3}, \mathrm{R}_{1}, \mathrm{R}_{3}$, $R 3_{3}, R 5_{0} / \overline{T I}_{1}, R 5_{1} / T I_{2}$ respectively. For details, see Interrupt section.

## $\mathbf{S C K}_{1}, \overline{\mathbf{S C K}}_{2}, \mathbf{S I}_{1}, \mathbf{S I}_{2}, \mathbf{S O}_{1}, \mathbf{S O}_{2}$ (Serial Interface)

The transfer clock I/O pin ( $\left.\overline{\mathrm{SCK}}_{1}, \overline{\mathrm{SCK}}_{2}\right)$, serial data input pin ( $\mathrm{SI}_{1}, \mathrm{SI}_{2}$ ), and serial data output pin $\left(\mathrm{SO}_{1}, \mathrm{SO}_{2}\right)$ are used for serial interface. $\overline{\mathrm{SCK}}_{1}, \overline{\mathrm{SCK}}_{2}, \mathrm{SI}_{1}, \mathrm{SI}_{2}, \mathrm{SO}_{1}, \mathrm{SO}_{2}$ are multiplexed with $R 4_{0}, R 6_{3}, R 4_{1}, R 6_{2}, R 4_{2}, R 6_{1}$ respectively. For details, see Serial Interface section.

## $\overline{T I}_{1}, \mathrm{TI}_{2}, \mathrm{TO}_{1}, \mathrm{TO}_{2}, \mathrm{TO}_{3}$ (Timer)

$\overline{\mathrm{TI}}_{1}$ and $\mathrm{TI}_{2}$ are external clock input pins for the timers, and $\mathrm{TO}_{1}-\mathrm{TO}_{3}$ are timer output pins. $\overline{\mathrm{T}}_{1}, \overline{\mathrm{TI}}_{2}, \mathrm{TO}_{1}, \mathrm{TO}_{2}$, and $\mathrm{TO}_{3}$ are multiplexed with $\mathrm{R} 5_{0} / \overline{\mathrm{INT}}_{4}, \mathrm{R} 5_{1} / \mathrm{INT}_{5}, \mathrm{R} 5_{2}, \mathrm{R} 5_{3}$, and $\mathrm{R} 6_{0}$, respectively.

## $\mathbf{V}_{\text {ref }}$, R7 (Analog Reference Inputs)

$V_{\text {ref }}$ reference voltage input pin inputs threshold voltage of analog input pins. $V_{\text {ref }}$ is multiplexed with $\mathrm{R} 4_{3}$. Analog input pins are multiplexed with port R7.

## Functional Description

## ROM Memory Map

The MCU includes 8,192 words $\times 10$ bits of PROM. It is described in the following paragraphs and the PROM memory map (figure 1).

Vector Address Area ( $\mathbf{\$ 0 0 0 0}$ to $\mathbf{\$ 0 0 0 F}$ ): Locations $\$ 0000$ through $\$ 000 \mathrm{~F}$ are reserved for JMPL instructions to branch to the starting address of the initialization program and of the interrupt service programs. After the reset or interrupt is serviced, the program is executed from the vector address.

Zero-Page Subroutine Area ( $\mathbf{\$ 0 0 0 0}$ to \$003F): Locations \$0000 through \$003F are reserved for subroutines. CAL instructions branch to subroutines.

Pattern Area ( $\mathbf{\$ 0 0 0 0}$ to $\mathbf{\$ 0} \mathbf{F F F}$ ): Locations \$0000 through \$0FFF are reserved for ROM data. $P$ instructions can refer to the ROM data as a pattern.

Program Area ( $\mathbf{\$ 0 0 0 0}$ to $\mathbf{\$ 1 F F F}$ ): Locations from $\$ 0000$ to $\$ 1 \mathrm{FFF}$ can be used for program code.

## RAM Memory Map

The MCU includes 512 digits of 4-bit RAM as the data and stack area. In addition to these areas, interrupt control bits and special function registers are mapped on the RAM memory space. The RAM memory map (figure 2 ) is described in the following paragraphs.

Interrupt Control Bit Area ( $\mathbf{\$ 0 0 0}$ to $\$ 005$ ): The interrupt control bit area (figure 3) is used for interrupt controls. It is accessible only by a RAM bit manipulation instruction. However, the interrupt request flag cannot be set by software. The RSP bit is used only to reset the stack pointer.

Special Function Registers Area ( $\mathbf{\$ 0 0 6}$ to \$027): The special function registers are the mode or data registers for the external interrupt, the serial interface, and the timer/ counter. These registers are classified into three types: write-only, read-only, and read/ write as shown in figure 2. SEM/SEMD instruction or REM/REMD instruction are available for the mode register (SMR) and clock register (SCR) of the serial interface, the mode register (TMR) and output register (TOR) of the timer, the analog mode register (AMR) and the port mode register (PMR), and each data direction register (DDR). TM/TMD instruction is available for read register. RAM
bit manipulation instructions are unavailable to other registers.

Data Area ( $\mathbf{\$ 0 4 0}$ to \$1FF): 16 digits of $\$ 040$ through $\$ 04 \mathrm{~F}$ are called memory registers (MR) and are accessible by LAMR and XMRA instructions (figure 4).

Stack Area (\$3C0 to S3FF): Locations \$3C0 through $\$ 3$ FF are reserved for LIFO stacks to save the contents of the program counter (PC), status (ST), and carry (CA) when subroutine calls (CAL instruction, CALL instruction) and interrupts are serviced. This area can be used as a 16 nesting level stack in which one level requires 4 digits. Figure 4 shows the save condition. The program counter is restored by RTN and RTNI instructions. Status and carry are restored only by the RTNI instruction. This area, when not used for a stack, is available as a data area.

## Registers and Flags

The MCU has nine registers and two flags for the CPU operations (figure 5).

Accumulator (A), Register B (B): The 4-bit accumulator and register $B$ hold the results from the arithmetic logic unit (ALU), and transfer data to/from memories, I/O, and other registers.

Register W (W), Register X (X), Register $\mathbf{Y}(\mathbf{Y})$ : The 2-bit register W , and the 4 -bit registers X and Y address RAM indirectly. Register Y is also used for port D addressing.

Register SPX (SPX), Register SPY (SPY): The 4 -bit registers SPX and SPY assist registers X and Y , respectively.

Carry (CA): The carry (CA) stores the overflow from ALU generated by an arithmetic operation. It is also affected by SEC, REC, ROTL, and ROTR instructions.

During interrupt servicing, carry is pushed onto the stack. It is restored by a RTNI instruction, but not by a RTN instruction.

Status (ST): The status (ST) holds the ALU overflow, ALU non-zero, and the results of bit test instruction for the arithmetic or compare instructions. It is a branch condition of the BR, BRL, CAL, or CALL instructions. The value for the status remains unchanged until the next arithmetic, compare, or bit test instruction is executed. Status becomes 1 after a BR, BRL, CAL, or CALL instruction whether it is executed or skipped. During interrupt servicing, status is pushed onto the stack. It is
restored back from the stack by a RTNI instruction, but not by a RTN instruction.

Program Counter (PC): The program counter is a 14 -bit binary counter to hold the ROM address.

Stack Pointer (SP): The stack pointer (SP) points to the address of the next stack area (up to 16 levels).

The stack pointer is initialized to RAM address $\$ 3 \mathrm{FF}$. It is decremented by 4 when data is pushed onto the stack, and incremented by 4 when data is restored from it. The stack can only be used up to 16 levels deep because the high four bits of the stack pointer are fixed at 1111.

The stack pointer is initialized to $\$ 3 F F$ either by MCU reset or by the RSP bit reset through REM/REMD instruction.


Figure 1. ROM Memory Map

R: Read Only W: Write Only R/W: Read/Write

| 26 | Timer/Event Counter 1 Lower <br> (TC1L) | Timer Load Reg. 1 Lower <br> (TLR1L) | $\mathbf{W}$ | $\$ 01 \mathrm{~A}$ |
| :--- | :---: | :---: | :---: | :---: |
| 27 | Timer/Event Counter 1 Upper <br> (TC1 U) | $R$ | Timer Load Reg. 1 Upper <br> (TLR1 U) | $\mathbf{W}$ |


| 30 | Timer/Event Counter 2 Lower (TC2L) | R | Timer Load Reg. 2 Lower (TLR2L) | W | \$01E |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 31 | Timer/Event Counter 2 Upper (TC2U) | R | Timer Load Reg. 2 Upper (TLR2U) | W | \$01F |


| Timer/Event Counter 3 Lower <br> (TC3L) | $R$ | Timer Load Reg. 3 Lower <br> (TLR3L) | W |
| :---: | :---: | :---: | :---: |
| Timer/Event Counter 3 Upper <br> (TC3U) | $R$ | Timer Load Reg. 3 Upper <br> (TLR3U) | W |

; are mapped on the same address. nstruction or REM/REMD instruction are available to these registers. ruction is available to these registers.
§o
Figure 2. RAM Memory Map

## HITACHI

|  | bit 3 | bit 2 | bit 1 | bit 0 | \$000 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $\begin{gathered} \text { IMO } \\ \text { (IM of } \overline{\text { INTO }} \text { ) } \end{gathered}$ | $\begin{gathered} \text { IFO } \\ \text { (IF of } \overline{\text { INT0 }} \text { ) } \end{gathered}$ | $\begin{gathered} \text { RSP } \\ \text { (Reset SP Bit) } \end{gathered}$ | I/E (Interrupt Enable Flag) |  |
| 1 | $\begin{gathered} \text { IM2 } \\ \left(\mathrm{IM} \text { of } \mathrm{INT} \mathrm{I}_{2}\right) \end{gathered}$ | $\begin{gathered} \text { IF2 } \\ \left(\mathrm{IF} \text { of } \mathrm{INT} \mathrm{~T}_{2}\right) \end{gathered}$ | $\begin{gathered} \text { IM1 } \\ \left(\mathrm{IM} \text { of } \overline{\mathrm{INT} T_{1}}\right) \end{gathered}$ | $\begin{gathered} \mathrm{IF} 1 \\ \left(\mathrm{IF} \text { of } \overline{\mathrm{INT} T_{1}}\right) \end{gathered}$ | \$001 |
| 2 | IMS1 <br> (IM of Serial 1) | $\begin{gathered} \text { IFS1 } \\ \text { (IF of Serial 1) } \end{gathered}$ | IMT1 <br> (IM of Timer 1) | $\begin{gathered} \text { IFT1 } \\ \text { (IF of Timer 1) } \end{gathered}$ | \$002 |
| 3 | IMS2 <br> (IM of Serial 2) | $\begin{gathered} \text { IFS2 } \\ \text { (IF of Serial 2) } \end{gathered}$ | IMT2 <br> (IM of Timer 2) | $\begin{gathered} \text { IFT2 } \\ \text { (IF of Timer 2) } \end{gathered}$ | \$003 |
| 4 | IM3 <br> (IM of $\mathrm{INT}_{3}$ ) | $\begin{gathered} \text { IF3 } \\ \text { (IF of } \mathrm{INT}_{3} \text { ) } \end{gathered}$ | IMT3 <br> (IM of Timer 3) | $\begin{gathered} \text { IFT3 } \\ \text { (IF of Timer 3) } \end{gathered}$ | \$004 |
| 5 | $\underset{\left(\mathrm{IM} \text { of } \cdot \frac{\mathrm{INT} 4}{} / \mathrm{INT}_{5}\right)}{\text { IM }}$ | $\text { (IF of } \left.\frac{\mathrm{IF} 4}{\mathrm{INT}} / \mathrm{INT}_{5}\right)$ | IMT4 <br> (IM of Timer 4) | $\begin{gathered} \text { IFT4 } \\ \text { (IF of Timer 4) } \end{gathered}$ | \$005 |

IF: Interrupt Request Flag
IM: Interrupt Mask
1/E: Interrupt Enable Flag
SP: Stack Pointer

Note: Each bit in interrupt control bits area is set and reset by SEM/SEMD and REM/REMD instruction and is tested by TM/TMD instruction. It is not affected by other instructions. Furthermore, interrupt request flag is not affected by SEM/SEMD instruction. The contents of status becomes invalid when RSP bit is tested.

Figure 3. Configuration of Interrupt Control Bit Area


Figure 4. Configuration of Memory Register, Stack Area, and Stack Position


| 3 |
| :---: |

Status


Figure 5. Registers and Flags

## Reset

Bringing the RESET pin high resets the MCU. At power-on, or when cancelling stop mode, the reset must satisfy $t_{R C}$ to stabilize the oscillator. In all other cases, at least three
instruction cycles are required to reset the MCU.

Tables 1 and 2 show the parts and the status of each initialized by MCU reset.

## Table 1. Initial Value after MCU Reset

| Items |  | Initial value after MCU reset | Contents |
| :---: | :---: | :---: | :---: |
| Program counter (PC) |  | \$0000 | Execute program from the top of ROM address |
| Status (ST) |  | 1 | Enable branch with conditional branch instructions |
| Stack pointer (SP) |  | \$3FF | Stack level is 0 |
| I/O pin output register | Standard pin | 1 | Enable input |
|  |  | 1 | Enable input |
|  | $\begin{array}{ll}\text { High-voltage pin } & \text { NMOS Open } \\ \text { Drain }\end{array}$ | 1 | Enable input |
| Interrupt flag | Interrupt Enable Flag (I/E) | 0 | Inhibit all interrupt |
|  | Interrupt Request Flag (IF) | 0 | No interrupt request |
|  | Interrupt Mask (IM) | 1 | Mask interrupt request |
| Mode Register | Serial Mode Register (SMR1 to 2) | 0000 | Refer to Serial Mode Register |
|  | Serial Clock Register (SCR1 to 2) | 000 | Refer to Serial Clock Register |
|  | Timer Mode Registers 1-3 (TMR1-3) | 0000 | Refer to Timer Mode Registers 1-3 |
|  | Timer Output Registers 1-3 (TOR1-3) | 0000 | Refer to Timer Output Register |
|  | Timer Mode Register 4 (TMR4) | 0000 | Refer to Timer Mode Register 4 |
|  | Analog Mode Register (AMR) | 0000 | Refer to Analog Mode Register |
|  | Port Mode Register (PMR) | 0000 | Refer to Port Mode Register |
|  | Data Direction Register (DDRO-3, R3DR-R9DR, RDR) | 0000 | Refer to Data Direction Register |
| Timer/ Counter, Serial Interface | Prescaler | \$000 |  |
|  | Timer/Counter (TC4) | \$00 |  |
|  | Timer/Event Counter (TC1-3) | \$00 |  |
|  | Timer Load Register (TLR1-3) | \$00 |  |
|  | Octal Counter | 000 |  |

Table 2. MCU Reset after Stop
After Recovering from STOP

| Item |  | After Recovering from STOP <br> Mode by MCU Reset | After All Other MCU Resets |
| :--- | :--- | :--- | :--- | :--- |

## Interrupt

The MCU can be interrupted by 12 different sources: the external signals ( $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}, \mathrm{INT}_{2}$, $\mathrm{INT}_{3}, \mathrm{INT}_{4}, \mathrm{INT}_{5}$ ), timers (timer 1, timer 2, timer 3, timer 4), and serial interfaces (serial 1, serial 2).

Each interrupt source provides an interrupt request flag, and interrupt mask ( $\overline{\mathrm{INT}}_{4}$ and $\mathrm{INT}_{5}$ provide a common interrupt request flag and interrupt mask) to hold or control interrupt requests. Interrupt enable flags are available for controlling the total interrupt operations. Note that $\mathrm{INT}_{2}$ and timer 1, serial 1 and timer 2 , serial 2 and timer $3, \mathrm{INT}_{3}$ and timer 4 use common vector addresses, respectively. Therefore, the interrupt requests must be checked by software initially in the interrupt processing routine.

Interrupt Control Bits and Interrupt Service: The interrupt control bits are mapped on $\$ 000$ through $\$ 005$ of the RAM space. They are accessible by RAM bit manipulation instructions. (The interrupt request flag (IF) cannot be set by software.) The interrupt enable flag (IE) and IF are cleared 0 , and the interrupt mask (IM) is set to 1 at initialization by MCU reset.

Figure 6 is a block diagram of the interrupt control circuit. Table 3 shows the interrupt priority and vector addresses, and table 4 shows the interrupt conditions corresponding to each interrupt source.

An interrupt request is generated when the IF is set to 1 and IM is 0 . If the IE is 1 at this time, the interrupt will be activated and vector addresses will be generated from the priority PLA corresponding to the interrupt sources.

Figure 7 shows the interrupt service sequence, and figure 8 shows the interrupt service flowchart. If an interrupt is requested, the instruction being executed finishes in the first cycle. The IE is reset in the second cycle. In the second and third cycles, the carry, status and program counter are pushed onto the stack. In the third cycle, the execution of instruction starts after jumping to the vector address.

In each vector address, program a JMPL instruction to branch to the starting address of the interrupt service program. The IF, which caused the interrupt service, must be reset by software in the interrupt service program.

Table 3. Vector Addresses and Interrupt Priority

| Reset, Interrupt | Priority | Vector Addresses |
| :--- | :--- | :--- | :--- |
| RESET | - | $\$ 0000$ |
| $\overline{\mathrm{INT}}_{0}$ | 1 | $\$ 0002$ |
| $\overline{\mathrm{INT}}_{1}$ | 2 | $\$ 0004$ |
| $\mathrm{INT}_{2} /$ Timer 1 | 3 | $\$ 0006$ |
| Serial 1/Timer 2 | 4 | $\$ 0008$ |
| Serial 2/Timer 3 | 5 | $\$ 000 \mathrm{~A}$ |
| $\mathrm{INT}_{3} /$ Timer 4 | 6 | $\$ 000 \mathrm{C}$ |
| $\overline{\mathrm{INT}}_{4} / \mathrm{INT}_{5}$ | 7 | $\$ 000 \mathrm{E}$ |



Figure 6. Interrupt Control Circuit Block Diagram


Figure 7. Interrupt Servicing Sequence


Figure 8. Interrupt Servicing Flowchart

Interrupt Enable Flag (I/E: \$000 bit 0): The interrupt enable flag enables/disables interrupt requests as shown in table 5. It is reset by interrupt servicing and set by the RTNI instruction.

External Interrupts ( $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}$, INT $_{2}$, $\mathrm{INT}_{3}, \overline{\mathrm{INT}}_{4}, \mathrm{INT}_{5}$ ): External interrupt request flags are set at the falling edge of $\mathrm{INT}_{0}, \mathrm{INT}_{1}, \mathrm{INT}_{4}$ inputs or the rising edge of $\mathrm{INT}_{2}, \mathrm{INT}_{3}, \mathrm{INT}_{5}$ inputs.

When using $\overline{\mathrm{INT}}_{0}-\mathrm{INT}_{3}$, select the external interrupt input by setting the appropriate bit of the port mode register (PMR: \$027). When the port mode register has been reset, external interrupt input signals are masked to ignore external interrupt requests.

When using $\overline{\mathrm{INT}}_{4}$ and $\mathrm{INT}_{5}$, set the external interrupt enable bit of the timer output register (TOR1: \$019, TOR2: \$01D). Then the data direction registers of the corresponding pins are automatically reset to receive the external interrupt input signals. When the interrupt enable bit has been reset, external interrupt input signal and external interrupt request will be ignored.

Note that $\overline{\mathrm{INT}}_{4}$ and $\mathrm{INT}_{5}$ use a common
external interrupt request flag. Therefore, when using these pins, use one external interrupt input pin, or check the interrupt by software before starting the processing.

External Interrupt Request Flags (IFO: S000,2, IF1: S001,0, IF2: \$001,2, IF3: \$004, 2, IF4: $\$ 005,2$ ): $\mathrm{IF}_{0}, \mathrm{IF}_{1}$ are set at the falling edge of $\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ inputs, respectively (table 6).
$\mathrm{IF}_{2}, \mathrm{IF}_{3}$ are set at the rising edge of $\mathrm{INT}_{2}$ and $\mathrm{INT}_{3}$, respectively.
$\mathrm{IF}_{4}$ is set at the falling edge of $\overline{\mathrm{INT}}_{4}$ or at the rising edge of $\mathrm{INT}_{5}$.

External Interrupt Masks (IM0: \$000,3, IM1: \$001,1, IM2: \$001,3, IM3: \$004,3, IM4: $\mathbf{\$ 0 0 5}, 3$ ): These bits mask interrupt request to be generated by external interrupt request flags (table 7).

Timer Interrupt Request Flags (IFT1: \$002,0, IFT2: \$003,0, IFT3: \$004,0, IFT4: $\mathbf{\$ 0 0 5}, 0)$ : The timer interrupt request flags are set by the overflow output of timers 1-4. When timers 1-3 select PWM operation, overflow output does not set the interrupt request flag. When timer 4 is selected as the watchdog timer, overflow output resets the

Table 4. Conditions of Interrupt Service

| Interrupt Control Bit | $\mathrm{INT}_{0}$ | $\mathbf{I N T}_{1}$ | $\mathrm{INT}_{2}$ / <br> Timer 1 | Serial 1 / <br> Timer 2 | Serial 2 <br> Timer 3 | INT $_{3}$ / <br> Timer 4 | $\begin{aligned} & \text { INT }_{4} / \\ & \text { INT }_{5} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1/E | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| IFO. $\overline{\mathrm{MO}}$ | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| IF1. IM 1 | * | 1 | 0 | 0 | 0 | 0 | 0 |
| IF2. $\overline{\mathrm{M} 2}$ | * | * | 1 * | 0 | 0 | 0 | 0 |
| IFT1. $\overline{\mathrm{MT} 1}$ | * | * | * 1 | 0 | 0 | 0 | 0 |
| IFS $1 \cdot \mathrm{MMS} 1$ | * | * | * | 1 * | 0 | 0 | 0 |
| IFT2.IMT2 | * | * | * | * 1 | 0 | 0 | 0 |
| IFS2. 1 MS 2 | * | * | * | * | 1 * | 0 | 0 |
| IFT3.IMT3 | * | * | * | * | * 1 | 0 | 0 |
| IF3. $\overline{\mathrm{IM3}}$ | * | * | * | * | * | 1 * | 0 |
| IFT4. $\overline{\text { MT4 }}$ | * | * | * | * | * | * 1 | 0 |
| IF4. $\overline{\mathrm{M} 4}$ | * | * | * | * | * | * | 1 |

* Don't care

MCU. Therefore, timer interrupt request flag is not set by overflow output (table 8).

Timer Interrupt Masks (IMT1: \$002,1, IMT2: $\mathbf{\$ 0 0 3 , 1 , ~ I M T 3 : ~} \mathbf{\$ 0 0 4 , 1 , ~ I M T 4 : ~ \$ 0 0 5 , 1 ) : ~}$ The timer interrupt masks mask the occurrence of interrupt request to be generated by timers 1-4 interrupt request flags (table 9).

Serial Interrupt Request Flags (IFS1: \$002,2, IFS2: \$003,2): The serial interrupt request flags are set when the octal counter counts 8 transfer clocks, or when the data transfer is suspended, then the octal counter is reset (table 10).

Serial Interrupt Masks (IMS1: \$002,3, IMS2: \$003,3): The serial interrupt masks mask the interrupt request which the serial interrupt request flag generates. (table 11).

Table 5. Interrupt Enable Flag

| Interrupt Enable Flag <br> $\mathbf{( I / E )}$ | Interrupt Enable/Disable |
| :--- | :--- |
| 0 | Disable |
| 1 | Enable |

Table 6. External Interrupt Request Flag

| External Interrupt Request Flags <br> $\left(\begin{array}{l}\text { IFO, IF1, IF2, } \\ \text { IF3, IF4 }\end{array}\right.$ | Interrupt Requests |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Table 7. External Interrupt Mask

| External Interrupt Masks <br> $\left(\begin{array}{l}\text { IMO, IM1, IM2, } \\ \text { IM3, IM4 }\end{array}\right.$ | Interrupt Requests |
| :--- | :--- |
| 0 | Enable |
| 1 | Disable (masks) |

Table 8. Timer Interrupt Request Flags

| Timer Interrupt Request Flags <br> $\binom{$ IFT1, IFT2, }{ IFT3, IFT4 } | Interrupt Requests |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Table 9. Timer Interrupt Masks

| Timer Interrupt Mask <br> $\binom{$ IMT1, IMT2 }{ IMT3, IMT4 } | Interrupt Requests |
| :--- | :--- |
| 0 | Enable |
| 1 | Disable (mask) |

Table 10. Serial Interrupt Request Flag Serial Interrupt Request Flag

| (IFS1, IFS2) | Interrupt Requests |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Table 11. Serial Interrupt Mask

| Serial Interrupt Mask <br> (IMS1, IMS2) | Interrupt Requests |
| :--- | :--- |
| 0 | Enable |
| 1 | Disable (mask) |

## Low Power Dissipation Mode

The MCU has two low power dissipation modes: standby mode and stop mode (table 12). Figure 9 is a mode transition diagram for these modes.

Standby Mode: Executing an SBY instruc-
tion puts the MCU into standby mode. In standby mode, the oscillator circuit is active and interrupts, timer/counter, and serial interface working. On the other hand, the CPU stops since the clock related to the instruction execution stops. Registers, RAM, and I/O pins retain the states they were in just before the MCU went into standby mode.

Table 12. Low Power Dissipation Mode Function

|  |  | Condition |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low Power <br> Dissipation <br> Mode | Instruction | Oscillator Circuit | Instruction Execution | Register, Flag | Interrupt Function | RAM | Input/ <br> Output Pin | Timer/ <br> Counter, <br> Serial <br> Interface | Recovery Method |
| Standby mode | SBY <br> instruction | Active | Stop | Retained | Active | Retained | Retained ${ }^{2}$ | Active | RESET <br> input, <br> interrupt <br> request |
| Stop mode | STOP instruction | Stop | Stop | RESET ${ }^{1}$ | Stop | Retained | High impedance | Stop | RESET <br> input |

Notes: 1. The MCU recovers from STOP mode by RESET input. Refer to tables 1 and 2 for the contents of the flags and registers.
2. If an I/O circuit is active, an I/O current may flow, depending on the state of $1 / O$ pin in standby mode. This is the additional current to the current dissipation in standby mode.


Figure 9. MCU Operation Mode Transition

Standby mode may be cancelled by inputting RESET or by asserting an interrupt request. In the former case the MCU is reset. In the later case, the MCU becomes active and executes the next instruction following the SBY instruction. If the interrupt enable flag is 1 when an interrupt request asserted, the interrupt is executed, while if it is 0 , the interrupt request is put on hold and normal instruction execution continues.

Figure 10 shows the flowchart of the standby mode.

Stop Mode: Executing a STOP instruction brings the MCU into stop mode, in which the oscillator circuit and every function of the MCU stops.

Stop mode may be cancelled by resetting the MCU. At this time, as shown in figure 11, reset input must be applied for at least $t_{R C}$ to stabilize oscillation. (Refer to AC Characteristics table.) After stop mode is cancelled, RAM retains the state it was in just before the MCU went into stop mode, but the accumulator, registers B, W, X/SPX, and Y/SPY, carry, and serial data register do not retain their contents.


Figure 10. MCU Operating Flowchart in Standby Mode


Figure 11. Timing Chart of Recovering from Stop Mode

## Internal Oscillator Circuit

Figure 12 outlines the internal oscillator circuit. Crystal oscillator or ceramic filter oscil-
lator can be selected as the oscillator type. Refer to table 13 to select the type. In addition, see figure 13 for layout of the crystal or ceramic filter.


Figure 12. Internal Oscillator Circuit

Table 13. Examples of Oscillator Circuits

|  | Circuit Configuration | Circuit Constants |
| :---: | :---: | :---: |
| External Clock Operation | Oscillator |  |
| Ceramic Filter Oscillator |  | Ceramic filter <br> CSA8.00MT <br> (Murata) <br> $R_{f}: 1 M \Omega \pm 20 \%$ <br> $\mathrm{C}_{1}: 30 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%$ |
| Crystal Oscillator |  | $\mathrm{R}_{\mathrm{f}}: 1 \mathrm{M} \Omega \pm 20 \%$ <br> $\mathrm{C}_{1}: 10-22 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 10-22 \mathrm{pF} \pm 20 \%$ <br> Crystal: equivalent to circuit shown <br> $\mathrm{C}_{0}: 7 \mathrm{pF}$ max. <br> $\mathrm{R}_{\mathrm{S}}: 100 \Omega$ max. <br> f: $1.0-9.0 \mathrm{MHz}$ |

Notes: 1. Since the circuit constant changes according to the crystal and ceramic filter resonator and stray capacitance of the board, please consult with the engineers of crystal or ceramic filter maker to determine the circuit parameters.
2. Wiring among $O S C_{1}, \mathrm{OSC}_{2}$, and elements should be as short as possible, and never cross other wiring. Refer to figure 13.


Figure 13. Layout of Crystal and Ceramic Filter

## Input/Output

The MCU provides 58 I/O pins. Each port provides a data direction register (DDR). Each bit of ports D, R3, R4, R5, R6, R8, R9 can be individually programmed as an input or as an output. Ports R0, R1, R2, RA can be individually programmed as input or as an output. Port R7 is a 4 -bit input only port.

Port D: Port D consists of 16 high-current I/O pins. Each bit of port $D$ can be individually programmed as an input or as an output by port D data direction register (DDRO-DDR3) ( $0=$ input, $1=$ output). Port D becomes an input port at MCU reset. Port D can be set/ reset by SED/RED and SEDD/REDD instruction, and tested by TD/TDD instruction. The data direction register can be set or reset either by SEM/REM instruction or SEMD/ REMD instruction.

Port R: Ports R0-R9 are 4-bit I/O ports. Port RA is a 2-bit I/O port.

Ports R0, R1, R2: Ports R0, R1, and R2 are 4-bit I/O ports. Each port can be individually programmed as an input or as an output by the port $R$ data direction register (RDR) $(0=$ input, 1 = output). Ports R0, R1, R2 become input ports at the MCU reset. These ports receive data by LAR/LBR instruction and transmit data by LRA/LRB instruction. The data direction register can be set/reset either by SEM/REM instruction or SEMD/REMD instruction.

Port R3: Port R3 is a 4-bit I/O port. Each bit of port R3 can be individually programmed as an input or as an output by the port R3 data direction register (R3DR) ( $0=$ input, $1=$ output), Port R3 becomes an input port at MCU reset.

Note that port R3 is multiplexed with external interrupt input pins (INT $0, \overline{\text { INT }}_{1}$, INT $_{2}$, $\mathrm{INT}_{3}$ ). These pins can be used as interrupt input pins when the data direction register of the appropriate bit is automatically reset with an interrupt enable bit of the port mode register (PMR) been set.

Port R3 receive data by LAR/LBR instruction, and transmits data by LRA/LRB instruction. The data direction register can be reset either by SEM/REM instruction or SEMD/REMD instruction.

Port R4: Port R4 is a 4-bit I/O port. Each bit of port R4 can be individually programmed as an input or as an output by port $R$ data direction register (R4DR) $(0=$ input, $1=$
output). Port R4 becomes an input port at MCU reset.

Note that pins $\mathrm{R} 4_{0}, \mathrm{R} 4_{1}, \mathrm{R} 4_{2}$ of port R 4 are multiplexed with $\overline{\mathrm{SCK}}_{1}, \mathrm{SI}_{1}, \mathrm{SO}_{1}$ of the serial interface 1, respectively. $R 4_{3}$ is multiplexed with the reference voltage input ( $\mathrm{V}_{\mathrm{ref}}$ ) for comparator input.

Port R4 receive data by LAR/LBR instruction, and transmits data by LRA/LRB instruction. The data direction register can be set/reset either by SEM/REM instruction or SEMD/ REMD instruction.

Port R5: Port R5 is a 4-bit I/O port. Each bit of port R5 can be individually programmed as an input or as an output by port R5 data direction register (R5DR) ( $0=$ input, $1=$ output). Port R5 becomes an input port at MCU reset.

Note that port R5 is multiplexed with external interrupts ( $\overline{\mathrm{INT}}_{4}, \mathrm{INT}_{5}$ ), timer inputs ( $\overline{\mathrm{TI}}_{1}$, $\mathrm{TI}_{2}$ ), and timer outputs ( $\mathrm{TO}_{1}, \mathrm{TO}_{2}$ ). $\left(\mathrm{R5}_{0} / \overline{\mathrm{INT}}_{4}\right.$ / $\overline{T I}_{1}, \mathrm{R5}_{1} / \mathrm{INT}_{5} / \mathrm{TI}_{2}, \mathrm{R}_{2} / \mathrm{TO}_{1}, \mathrm{R5} 3 / \mathrm{TO}_{2}$ ). $\mathrm{TI}_{1}$ and $\mathrm{TI}_{2}$ become clock input pins when timer is used as an event counter. $\mathrm{TO}_{1}$ and $\mathrm{TO}_{2}$ becomes clock output pins of timers 1 and 2 , respectively. These pins transmit clocks (with appropriate cycles) and PWM output signals through the use of the reload function.

Port R5 receives data by LAR/LBR instruction, and transmits data by LRA/LRB instruction. The data direction register can be set/ cleared by SEM/REM instruction, or SEMD/ REMD instruction.

Port R6: Port R6 is a 4-bit I/O port. Each bit of port R6 can be individually programmed as an input or as an output by programming the port R6 data direction register (R6DR) $(0=$ input, $1=$ output). Port R6 becomes an input port at MCU reset.
$\mathrm{R} 6_{0}$ is multiplexed with $\mathrm{TO}_{3} . \mathrm{R}_{1}, \mathrm{R} 6_{2}, \mathrm{R} 6_{3}$ are multiplexed with $\overline{\mathrm{SCK}}_{2}, \mathrm{SI}_{2}, \mathrm{SO}_{2}$ of the serial interface, respectively.

Port R6 receives data by LAR/LBR instruction, and transmits data by LRA/LRB instruction. The data direction register can be set/ cleared by SEM/REM instruction or SEMD/ REMD instruction.

Port R7 (analog input port): Port R7 is a 4-bit port which provides the digital input and analog input operation modes. These modes are available to each bit by programming the analog mode register (AMR).

In the digital input mode, port R7 is available as an input-only port with characteristics equivalent to other I/O ports. In the analog input mode, port R7 reads the comparison result between the reference voltage which is input by $R 4_{3} / V_{\text {ref }}$ and the input voltage of port, as an input data.

In the analog input mode, direct current constantly flows in the analog comparator to assure its characteristics. Thus the MCU consumes power in the analog input mode. The power consumption cannot be reduced even with the reduction of the operation cycle. Therefore, you should not put port R7 into the analog input mode, except when analog comparison is required. In this case, 2 instruction cycles are required after R7 goes into the analog input mode until the analog comparator is stabilized to read the precise data. Therefore, read the data after at least 2 instruction cycles after you put R7 into the analog input mode. The analog comparator holds its state in the standby mode, but stops operating in the stop mode.

Ports R8, R9: Ports R8 and R9 are 4-bit I/O ports. These ports are standard I/O ports for the HD404418 and HD4074418, and highvoltage ports which can apply 12.8 V max voltage for the HD4074408.

I/O direction is specified by the port 8 data direction register (R8DR) and port 9 data direction register (R9DR) on a bit basis ( $0=$ input, $1=$ output). Ports 8 and 9 become inputs at reset since the registers are cleared by reset input.

Ports R8 and R9 receive data by LAR/LBR instruction, and transmit data by LRA/LRB instruction. The data direction register can be set/reset by SEM/REM instruction or SEMD/ REMD instruction.

Port RA: Port RA is a 2-bit I/O port. Port RA can be programmed as an input or as an output by port $R$ data direction register (RDR) ( $0=$ input, $1=$ output). The RDR is cleared at MCU reset, then becomes an input port.

Port RA receives data by LAR/LBR instruction, and transmits data by LRA/LRB instruction. The data direction register can be set/ reset by SEM/REM instruction, or SEMD/ REMD instruction.

Data Direction Register (\$006-\$00F, \$026): The 4-bit write-only data direction registers (DDR0-DDR3, RDR, R3DR-R9DR) (table 14) control input/output selection of
the I/O port. Each bit of ports D, R3-R6, R8, R9 can be individually programmed as an input or as an output by the DDR for each bit.

Ports RO-R2, RA can be individually programmed as input or as output by the DDR for each port.

When functioning as an input port, each port reads data from pins. When functioning as an output port, each port reads data from the data register. Thus, the MCU reads the transmitted data precisely even when the output is changing.

Each DDR is reset to 0 at MCU reset. Then each port becomes an input port immediately after the MCU reset. To use as an output port, set the DDR to 1 in the initialize routine of the program.

Port D Data Direction Register (DDR0: \$006, DDR1: \$007, DDR2: \$008, DDR3: \$009): Each bit of port D can be individually programmed as an input or as an output port. Port D becomes an input port at MCU reset (figure 14).

Port R Data Direction Register (RDR: \$026): Ports R0, R1, R2, RA can be individually programmed as an input or as an output. When reset, each port becomes an input port (figure 15).

Ports R3-R9 Data Direction Register (R3DR: \$00A, R4DR: \$00B, R5DR: \$00C, R6DR: \$00D, R8DR: \$00E, R9DR: \$00F): Each bit of ports R3-R9 can be individually programmed as an input port. Each port becomes an input at MCU reset (figure 16).

I/O Circuit Configuration: The basic port I/O circuit type is CMOS. (R7 is an input circuit, RA an NMOS open-drain I/O circuit.) See table 15.

Ports 8 and 9 are CMOS I/O circuits for the HD404418 and HD4074418, NMOS open-drain I/O circuits for the HD4074408.

The direction of any type of $I / O$ pin can be controlled by the data direction register.

To prevent floating input pins on the HD404418, a pull-up MOS can be attached to I/O circuits ( $\mathrm{D}_{0}-\mathrm{D}_{15}, \mathrm{RO} 0 \mathrm{R} 6$ ) via mask option. It can be selected for any pin. For the HD4074418 and HD4074408, all circuits are specified as without pull-up MOS. See figures 17-19 for circuit configurations.

Table 14. $\underset{\text { Data }}{\text { (DDR) }}$ Direction Register

| DDR | Port Condition |
| :--- | :--- |
| 0 | Input Port (Output Buffer Off) |
| 1 | Output Port (Output Buffer On) |


| $\begin{gathered} \text { DDRO } \\ (\$ 006) \end{gathered}$ | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \hline D_{3} \\ \mathrm{DDR} \end{gathered}$ | $\begin{gathered} \hline \mathrm{D}_{2} \\ \mathrm{DDR} \end{gathered}$ | $\begin{gathered} \hline \mathrm{D}_{1} \\ \mathrm{DDR} \end{gathered}$ | $\begin{gathered} \mathrm{D}_{0} \\ \text { DDR } \end{gathered}$ |
| $\begin{gathered} \text { DDR1 } \\ (\$ 007) \end{gathered}$ | $\begin{gathered} \hline \mathrm{D}_{7} \\ \mathrm{DDR} \end{gathered}$ | $\begin{gathered} \mathrm{D}_{6} \\ \text { DDR } \end{gathered}$ | $\begin{gathered} D_{5} \\ \mathrm{DDR} \end{gathered}$ | $\begin{gathered} \mathrm{D}_{4} \\ \mathrm{DDR} \end{gathered}$ |
| $\begin{array}{r} \text { DDR2 } \\ (\$ 008) \end{array}$ | $\begin{aligned} & \hline \mathrm{D}_{11} \\ & \mathrm{DDR} \end{aligned}$ | $\begin{gathered} \hline \mathrm{D}_{10} \\ \mathrm{DDR} \end{gathered}$ | $\begin{gathered} D_{9} \\ \mathrm{DDR} \end{gathered}$ | $\begin{gathered} \mathrm{D}_{8} \\ \mathrm{DDR} \end{gathered}$ |
| $\begin{array}{r} \text { DDR3 } \\ (\$ 009) \end{array}$ | $\begin{gathered} \hline D_{15} \\ \text { DDR } \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{D}_{14} \\ & \mathrm{DDR} \end{aligned}$ | $\begin{gathered} \hline \mathrm{D}_{13} \\ \mathrm{DDR} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{D}_{12} \\ \mathrm{DDR} \\ \hline \end{gathered}$ |

Figure 14. Port D Data Direction Register

|  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { RDR } \\ (\$ 026) \end{gathered}$ | $\begin{gathered} \text { RA } \\ \text { DDR } \end{gathered}$ | $\begin{gathered} \mathrm{R} 2 \\ \mathrm{DDR} \end{gathered}$ | $\begin{gathered} \text { R1 } \\ \text { DDR } \end{gathered}$ | $\begin{gathered} \text { RO } \\ \text { DDR } \end{gathered}$ |

Figure 15. Port R Data Direction Register

|  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{r} \text { R3DR } \\ (\$ 00 A) \end{array}$ | $\mathrm{R}_{3}$ DDR | $\begin{gathered} \mathrm{R}_{2} \\ \mathrm{DDR} \end{gathered}$ | R31 DDR | $\begin{aligned} & \mathrm{R} 3_{0} \\ & \mathrm{DDR} \end{aligned}$ |
| $\begin{gathered} \text { R4DR } \\ (\$ 00 B) \end{gathered}$ | $\begin{aligned} & \mathrm{R}_{3} \\ & \mathrm{DDR} \end{aligned}$ | R42 DDR | R41 DDR | $\mathrm{R} 4_{0}$ DDR |
| $\begin{gathered} \text { R5DR } \\ (\$ 00 C) \end{gathered}$ | $\begin{aligned} & \mathrm{R5}_{3} \\ & \mathrm{DDR} \end{aligned}$ | $\begin{aligned} & \mathrm{R} 5_{2} \\ & \mathrm{DDR} \end{aligned}$ | R51 DDR | $\begin{aligned} & \mathrm{R} 5_{0} \\ & \mathrm{DDR} \end{aligned}$ |
| $\begin{gathered} \text { R6DR } \\ (\$ 00 \mathrm{D}) \end{gathered}$ | $\begin{gathered} \mathrm{RG}_{3} \\ \mathrm{DDR} \end{gathered}$ | $\begin{aligned} & \mathrm{R}_{2} \\ & \mathrm{DDR} \end{aligned}$ | R61 DDR | $\begin{gathered} \mathrm{R} 6_{0} \\ \mathrm{DDR} \end{gathered}$ |
| $\begin{gathered} \text { R8DR } \\ (\$ 00 \mathrm{E}) \end{gathered}$ | $\begin{aligned} & \text { R83 } \\ & \text { DDR } \end{aligned}$ | $\begin{aligned} & \mathrm{RB}_{2} \\ & \mathrm{DDR} \end{aligned}$ | $\mathrm{R} 8_{1}$ DDR | $\begin{gathered} R 8_{0} \\ \mathrm{DDR} \end{gathered}$ |
| $\begin{gathered} \text { R9DR } \\ (\$ 00 F) \end{gathered}$ | $\begin{aligned} & \mathrm{R}_{3} \\ & \text { DDR } \end{aligned}$ | $\begin{gathered} \hline \mathrm{R9}_{2} \\ \mathrm{DDR} \\ \hline \end{gathered}$ | R91 DDR | $\begin{aligned} & \mathrm{R} 9_{0} \\ & \mathrm{DDR} \end{aligned}$ |

Figure 16. Ports R3-R9 Data Direction Register

Table 15. I/O Pin Circuit Type


Table 15. I/O Pin Circuit Type (Cont)

| 1/0 Pins |  | Circuit | Applied Pins |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | HD404418 | HD4074418 | HD4074408 |
|  | Input <br> Pins |  |  | $R 7_{0}-R 7_{3}$ | $R 70_{0}-R 73$ | $R 7_{0}-R 7_{3}$ |
|  |  |  | $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}\left(\begin{array}{c}\mathrm{Note}_{1}\end{array}\right)$ $\mathrm{INT}_{2}, \mathrm{INT}_{3}\left({ }_{1}{ }^{\mathrm{Note}}\right)$ $\overline{\mathrm{NT}}_{4}, \mathrm{INT}_{5}\left({ }_{1}^{\left(\mathrm{Note}_{1}\right)}\right.$ $\mathrm{TI}_{1}, \mathrm{Tl}_{2}$ (Note 1) $\mathrm{SI}_{1}, \mathrm{SI}_{2}$ (Note1) | $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{NT}}_{1}$ <br> $\mathrm{INT}_{2}, \mathrm{INT}_{3}$ <br> $\mathrm{INT}_{4}, \mathrm{INT}_{5}$ <br> $\mathrm{Tl}_{1}, \mathrm{Tl}_{2}$ <br> $\mathrm{SI}_{1}, \mathrm{SI}_{2}$ | $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}$ <br> $\mathrm{INT}_{2}, \mathrm{INT}_{3}$ <br> $\overline{\mathrm{INT}}_{4}, \mathrm{INT}_{5}$ <br> $\mathrm{Ti}_{1}, \mathrm{Tl}_{2}$ <br> $\mathrm{SI}_{1}, \mathrm{SI}_{2}$ |
|  |  |  | $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}\left(\begin{array}{c}\mathrm{Note}\end{array}\right)$ <br> $\mathrm{INT}_{2}, \mathrm{INT}_{3}\left(\begin{array}{c}\mathrm{Note}_{1} \\ )\end{array}\right.$ $\mathrm{INT}_{4}, \mathrm{INT}_{5}\left({ }_{1}^{\mathrm{Note}}\right)$ $\mathrm{TI}_{1}, \mathrm{Tl}_{2}$ (Note1) <br> $\mathrm{SI}_{1}, \mathrm{SI}_{2}$ (Note1) |  |  |
|  | Output Pins |  | $\begin{aligned} & \mathrm{SO}_{1}, \mathrm{SO}_{2} \\ & \mathrm{TO}_{1}, \mathrm{TO}_{2}, \mathrm{TO}_{3} \end{aligned}$ | $\begin{aligned} & \mathrm{SO}_{1}, \mathrm{SO}_{2} \\ & \mathrm{TO}_{1}, \mathrm{TO}_{2}, \mathrm{TO}_{3} \end{aligned}$ | $\begin{aligned} & \mathrm{SO}_{1}, \mathrm{SO}_{2} \\ & \mathrm{TO}_{1}, \mathrm{TO}_{2}, \mathrm{TO}_{3} \end{aligned}$ |
|  | 1/0 Pins |  |  |  | $\begin{aligned} & R 8_{0}-R 8_{3} \\ & R 9_{0}-R 9_{3} \end{aligned}$ |

Notes: 1. Either without pull-up MOS or with pull-up MOS can be specified for each pin via mask option. (Circuit with pull-up MOS is provided only for the HD404418.)
2. $\overline{H L T}$ signal becomes $O$ in stop mode. Then $I / O$ pins and output pins are in high-impedance state, and all pull-up MOSs turn off.
3. When serial clock registers bits 2 are 1, pins R40/SCK ${ }_{1}$ and $\mathrm{R}_{3} / \overline{\mathrm{SCK}}_{2}$ become $\overline{\mathrm{SCK}}_{1}$ and $\overline{S C K}_{2}$ outputs respectively when $\overline{\mathrm{SCK}}_{1}$ and $\overline{\mathrm{SCK}}_{2}$ internal clock enable signals are set to 0 by putting the serial clock registers in transfer clock output mode. The pins become $\overline{\mathrm{SCK}}_{1}$ and $\overline{\mathrm{SCK}}_{2}$ outputs when $\overline{\mathrm{SCK}}_{1}$ and $\overline{\mathrm{SCK}}_{2}$ internal clock signals are set to 1 by putting the serial clock registers in transfer clock input mode.
4. When $\mathrm{SCl}_{1}$ and $\mathrm{SCl}_{2}$ are set to transmit or transmit/receive mode, $\mathrm{SCl}_{1}, \mathrm{SCl}_{2}$ transmit enable signal becomes 1 , then $\mathrm{SO}_{1}$ and $\mathrm{SO}_{2}$ pins become outputs. Pins $\mathrm{TO}_{1}-\mathrm{TO}_{3}$ become output if the timer output registers $1-3$ are set to timer output state or PWM active state.


Figure 17. Ports D, R3-R6, R8, R9 Configuration


Figure 18. Ports R0-R2, RA Configuration


Figure 19. Port R7 Configuration

Pin Function Control: Several pins are multiplexed with the timer or serial interface I/O pins. The functions of these pins are controlled by the corresponding mode registers.

Port Mode Register (PMR: \$027): The port mode register is a 4 -bit write-only register which controls pins $\mathrm{R}_{3} / \overline{\mathrm{INT}}_{0}, \mathrm{R}_{1} / \mathrm{INT}_{1}, \mathrm{R}_{2} /$ $\mathrm{INT}_{2}$ and $\mathrm{R3}_{3} / \mathrm{INT}_{3}$ as shown in table 16. The port mode register is initialized to $\$ 0$ by MCU reset. These pins are therefore used as ports.
$\mathrm{IF}_{0}$ or $\mathrm{IF}_{1}$ is set if $\mathrm{R} 3_{0} / \overline{\mathrm{INT}}_{0}$ or $\mathrm{R}_{1} / \overline{\mathrm{INT}}_{1}$ is low when you set bit 0 or bit 1 of the port mode register. $\mathrm{IF}_{2}$ or $\mathrm{IF}_{3}$ is set if $\mathrm{R3}_{1} / \mathrm{INT}_{2}$, or $\mathrm{R3}_{2} /$ $\mathrm{INT}_{3}$ are high when you set bit 2 or bit 3 of
the port mode register. Keep this in mind when you use external interrupts.

Analog Mode Register (AMR: \$025): The analog mode register is a 4-bit write-only register. Each bit controls the operation modes of $R 7_{0}-\mathrm{R7} 7_{3}$ inputs (table 16). The data direction register of $R 4_{3}$ is automatically reset when analog input mode is selected by setting a bit of the analog mode register. Then the analog comparator receives the reference voltage ( $\mathrm{V}_{\mathrm{ref}}$ ) of the analog input.

Note that all bits of the analog mode register are initialized to 0 at MCU reset. Thus, pins R70$\mathrm{R7}_{3}$ go into the digital input mode at the MCU reset.

## Table 16. Pin Function Control

PMR (Port Mode Register: \$027)

|  | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: |
| Pin | $\mathrm{R3}_{3} / \mathrm{INT}_{3}$ | $\mathrm{R}_{3} / \mathrm{INT}_{2}$ | $\mathrm{R} 3_{1} / \overline{\mathrm{INT}}_{1}$ | $\mathrm{R} 3_{0} /{\overline{\mathrm{NT}}{ }_{0}}^{0}$ |
| Bit $=0$ | $\mathrm{R}_{3}$ | R32 | R3 ${ }_{1}$ | R30 |
| $\mathrm{Bit}=1$ | $\mathrm{INT}_{3}$ | $\mathrm{INT}_{2}$ | $\overline{\mathrm{INT}}_{1}$ | $\overline{\mathrm{NT}} 0$ |

AMR (Analog Mode Register: \$025)

|  | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- |
| Pin | R7 $_{3}$ | $\mathrm{R7}_{2}$ | $\mathrm{R7}_{1}$ | $\mathrm{R7}_{0}$ |
| Bit $=0$ | Digital | Digital | Digital | Digital |
| Bit $=1$ | Analog | Analog | Analog | Analog |

AMR (Analog Mode Register: \$025)

| Bit 3-0 | $\mathbf{R 4}_{\mathbf{3}} / \mathbf{V}_{\text {ref }}$ |
| :---: | :--- |
| 0000 | $\mathrm{R4}_{3}$ |
| not 0000 | $\mathrm{~V}_{\text {ref }}$ |

SMR 1 (Serial Mode Register 1: \$010)

|  | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- |
| Pin | $\mathrm{R4} 4_{0} / \overline{\mathrm{SCK}}_{1}$ | $\mathrm{R4}_{1} / \mathrm{SI}_{1}$ | $\mathrm{R}_{2} / \mathrm{SO}_{1}$ |
| Bit $=0$ | $\mathrm{R4}_{0}$ | $\mathrm{R4}_{1}$ | $\mathrm{R4}_{2}$ |
| Bit $=1$ | $\overline{\mathrm{SCK}}_{1}$ | $\mathrm{SI}_{1}$ | $\mathrm{SO}_{1}$ |

SMR 2 (Serial Mode Register 2: \$014)

|  | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- |
| Pin | $\mathrm{R6}_{3} / \mathrm{SCK}_{2}$ | $\mathrm{R6}_{2} / \mathrm{SI}_{2}$ | $\mathrm{R6}_{1} / \mathrm{SO}_{2}$ |
| Bit $=0$ | $\mathrm{R6}_{3}$ | $\mathrm{R6}_{2}$ | $\mathrm{R6}_{1}$ |
| Bit $=1$ | $\mathrm{SCK}_{2}$ | $\mathrm{SI}_{2}$ | $\mathrm{SO}_{2}$ |

Serial Mode Registers (SMR1: S010, SMR2: S014): The serial mode registers are 4bit read/write registers which control pins $\mathrm{R} 40 / \mathrm{SCK}_{1}, \mathrm{R}_{3} / \overline{\mathrm{SCK}}_{2}, \mathrm{R} 4_{1} / \mathrm{SI}_{1}, \mathrm{R} 6_{2} / \mathrm{SI}_{2}, \mathrm{R} 4_{2} / \mathrm{SO}_{1}$, and $\mathrm{R} 6_{1} / \mathrm{SO}_{2}$ as shown in table 16. For details, refer to the serial interface section.

Timer Mode Registers (TMR1: \$018, TMR2: \$01C): The timer mode registers are 4-bit write-only registers which control pins $\mathrm{R} 5_{0} / \overline{\mathrm{INT}}_{4} / \overline{\mathrm{TI}}_{1}$ and $\mathrm{R} 5_{1} / \mathrm{INT}_{5} / \mathrm{TI}_{2}$ as shown in Table 16. For details, refer to the timer section.

Timer Output Registers (TOR1: \$019, TOR2: \$01D, TOR3: \$021): The timer output registers are 4-bit read/write registers which control pins $\mathrm{R} 5_{0} / \overline{\mathrm{INT}}_{4} / \mathrm{TI}_{1}, \mathrm{R} 5_{1} / \mathrm{INT}_{5} / \mathrm{TI}_{2}, \mathrm{R}_{2} /$ $\mathrm{TO}_{1}, \mathrm{R}_{3} / \mathrm{TO}_{2}$, and $\mathrm{R} 6_{0} / \mathrm{TO}_{3}$ as shown in Table 16. For details, refer to the timer section.

Unused I/O Pins: If unused I/O pins left floating, the LSI may malfunction because of noise. To prevent this, unused pins should be dealt with as follows:

Standard I/O pins: Pull up to VCC through about $100 \mathrm{k} \Omega$ resistor.
Standard input pins: Connect to $\mathrm{V}_{\mathrm{CC}}$. High-voltage pins: Connect to GND.

## Table 16. Pin Function Control (Cont)

TMR1 (Timer Mode Register 1: \$018)

| Bit 2-0 | $\mathbf{R 5 0} / \overline{\mathbf{I N T}}_{\mathbf{4}} / \overline{\mathbf{T I}}_{\mathbf{1}}$ |
| ---: | :--- |
| not 1 | 1 |
| 1 | 1 |
| 1 | 1 |

TMR2 (Timer Mode Register 2: \$01C)

| Bit 2-0 | $\mathbf{R 5} \mathbf{5}_{\mathbf{1}} / \mathbf{\mathbf { N T } _ { \mathbf { 5 } } / \mathbf { T I } _ { \mathbf { 2 } }}$ |
| ---: | :--- |
| not 11 1 $\mathrm{R5} 5 / \mathrm{NT}_{5}$ <br> 1 1 1 |  |

TOR1 (Timer Output Register 1: \$019)

| Bit 3 | $\mathbf{R 5} 0 / \overline{\mathbf{I N T}}_{\mathbf{4}} / \overline{\mathbf{T I}}_{\mathbf{1}}$ |
| :--- | :--- |
| 0 | $\mathrm{R} 5_{0} / \overline{\mathrm{TI}}_{1}$ |
| 1 | $\overline{\mathrm{NT}}_{4}$ |


|  | Bit |  |  |
| :--- | :--- | :--- | :--- |
| $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |  |
| 0 | 0 | 0 | $\mathbf{R 5}_{\mathbf{2}} / \mathbf{T O}_{\mathbf{1}}$ |
| 0 | 0 | 1 | $\mathrm{R5}_{2}$ |
| 0 | 1 | 0 | $\mathrm{TO}_{1}$ |
| 0 | 1 | 1 |  |
| 1 | x | x |  |

TOR2 (Timer Output Register 2: \$01D)

| Bit 3 | $\mathbf{R 5} 5_{1} / \mathbf{I N T}_{\mathbf{5}} / \mathbf{T I}_{\mathbf{2}}$ |
| :--- | :--- |
| 0 | $\mathrm{R5}_{1} / \mathrm{TI}_{2}$ |
| 1 | $\mathrm{NNT}_{5}$ |


| Bit |  |  |  |
| :--- | :--- | :--- | :--- |
| $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |  |
| 0 | 0 | 0 | $\mathbf{R 5}_{\mathbf{3}} / \mathbf{T \mathbf { O } _ { \mathbf { 2 } }}$ |
| 0 | 0 | 1 | $\mathrm{R5}_{3}$ |
| 0 | 1 | 0 | $\mathrm{TO}_{2}$ |
| 0 | 1 | 1 |  |
| 1 | x | x |  |

TOR3 (Timer Output Register 3: \$021)

| Bit |  |  |  |
| :--- | :--- | :--- | :--- |
| $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{R 6} / \mathbf{T O}_{\mathbf{3}}$ |
| 0 | 0 | 0 | $\mathrm{R6}_{0}$ |
| 0 | 0 | 1 | $\mathrm{TO}_{3}$ |
| 0 | 1 | 0 |  |
| 0 | 1 | 1 |  |
| 1 | $x$ | $x$ |  |

Note: $x=$ Don't care

Unused pins must retain the state of reset in the program. The program should not change DDR and register values.

## Timer

The MCU contains a prescaler and 4 timers/ counters (timers 1-4). Figures 20 and 21 show their block diagrams.

Timers 1-3 are versatile timers/counters providing the following functions: free-running timers/counters, reload timers/counters, and pulse width modulation (PWM) circuit, etc. The functions are controllable by software. Each timer provides a timer output pin which permits the MCU to transmit the clock signal with an appropriate cycle in combination with the reload function and the PWM output. Timer 4 is a free-running counter which is also available as a watchdog timer (WDT) provided with a hardware reset function selectable by mask option.

Prescaler: The input clock to the prescaler is a system clock signal. The prescaler is initialized to $\$ 000$ at MCU reset, then it starts to count up the system clock signals. The prescaler keeps counting up except at MCU reset and the stop mode. Prescaler outputs provide timer input clocks and serial interface transfer clocks. Their divide ratios can be selected by the timer mode registers (TMR1-TMR4), and the serial clock registers (SCR1, SCR2), respectively.

Timers 1-3 Operation: Timers 1-3 are versatile timers provided with following functions: free-running timers, event counters, reload timers, and PWM circuit. The functions are controllable by software and selectable by the timer mode registers (TMR1, TMR2, TMR3) and the timer output registers (TOR1, TOR2, TOR3) for each timer.

The timers/counters (TC1-TC3) count up with every input clock after they have been initialized at MCU reset. When used as timers/counters, the clock divided by the prescaler is available as an input clock. When used as an event counter, external clock is available. When selecting external clock input, an interrupt enable bit in the timer output register must be reset in order to disable the external interrupt (timer 3 does not have an external clock input).

The timer interrupt request flags (IFT1, IFT2, IFT3) are set with the input clock supply after timer counter has become \$FF. When autoreload function is not selected, timers 1-3 become free-run timers/event counters, and
restart counting up after they have been reinitialized to $\$ 00$. When you select autoreload function, timers $1-3$ become reload timers, and the data in the timer load registers (TL1R, TL2R, TL3R) are reloaded into the timer/counter with the input clock supply after the timer/counter reaches $\$ F F$. Then timers 1-3 starts counting up.

Timers 1-3 also provide a timer output circuit, which affects the output level when the input clock supply after timer counter has become $\$ F F$. This circuit can transmit a clock signal (with an appropriate cycle) in combination with the reload timer. When you select PWM function by the timer output register, PWM output is available. PWM output transmits high during the clock cycle specified in the timer load register ( 1 cycle $=1$ timer input clock $\times 256$ ), and transmits low otherwise. To obtain a voltage level in proportion to the timer load register value, combine PWM output with a lowpass filter.

Timer 4 Operation: Timer 4 is an 8 -bit freerunning/watchdog timer. When timer 4 is used as a free-running timer, 8 clocks divided by the prescaler can be selected as input clocks. Timer 4 is initialized to $\$ 00$ at MCU reset, then counts up every input clock signal. If a clock signal is applied after the timer becomes $\$ F F$, the timer returns to $\$ 00$, then continue counting. At the same time the timer interrupt request flag is set.

When timer 4 is used as a watchdog timer, input clock is specified as the $1 / 2048$ output divided by the prescaler. The watchdog timer is initialized to $\$ 00$ at MCU reset, then counts up every input clock signal. If a clock signal is applied after the timer becomes $\$ F F$, an overflow is generated and hardware reset function is enabled for the MCU.

After reset, the MCU re-executes the program from the beginning. Therefore, to operate the system normally, the program should set the watchdog timer reset bit in a cycle shorter than $2^{19}$. The program resets the MCU at overflow generation if the MCU malfunctions because of noise. This function is effective for improving system reliability.

Timer 4 function of the HD404418 is selected via mask option. For the HD4074418 and HD4074408, watchdog timer versions are provided in addition to free-running timer versions.

Note that the type names of the watchdog timer versions differ from that of the freerunning timer versions.

## (0) HITACHI

Timer Mode Registers 1-3 (TMR1: \$018, TMR2: \$01C, TMR3: \$020): The 4-bit writeonly timer mode registers $1-3$ select the autoreload function, the prescaler divide ratio, and the source of the input clock signal (table 17). The timer mode registers $1-3$ are initialized to $\$ 0$ at MCU reset.

Users can change the data in the timer mode register after the second instruction cycle of writing into the timer mode registers 1-3. Initialize timers $1-3$ by programming the timer load register after the data of the TMR are changed.

Note that timer 3 does not provide an event input pin. Therefore, timer 3 is unavailable as an event counter.

Timer Mode Register 4 (TMR: S024): The timer mode register 4 is a write only register. The function differs depending on the timer 4 function. When timer 4 functions as a freerunning counter, bits 0-2 affects the operation of timer 4 (table 18). When users select watchdog timer by mask option, bit 3 affects the timer 4 (watchdog timer) operation.

Timer Output Registers (TOR1: \$019, TOR2: \$01D, TOR3: \$021) The timer output registers are 4-bit read/write registers which control timer 1-3 output mode, PWM output selection, and external interrupts multiplexed with timer input pin (table 19).

When bits 0 and 1 of the timer output registers go into any mode other than timer output inhibit mode, the pins become timer output pins automatically. These modes are

Table 18. Timer Mode Register 4
TMR4
Bit 3 Function

| 0 | Does not affect the watchdog timer opera- <br> tion |
| :--- | :--- |
| 1 | Watchdog timer is reset, then restarts <br> counting up from $\$ 00$ |

Note: Bit 3 is available when timer 4 is functioning as a watchdog timer. When timer 4 is functioning as a free-running counter, bit 3 is unavailable.
TMR4

| Bit 2 | Bit 1 | Bit 0 |  | Prescaler Divide Ratio |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | $\div 2048$ |  |
| 0 | 0 | 1 | $\div 1024$ |  |
| 0 | 1 | 0 | $\div 512$ |  |
| 0 | 1 | 1 | $\div 128$ |  |
| 1 | 0 | 0 | $\div$ | 32 |
| 1 | 0 | 1 | $\div$ | 8 |
| 1 | 1 | 0 | $\div$ | 4 |
| 1 | 1 | 1 | $\div$ | 2 |

Note: Bits $0-2$ are available when timer 4 is functioning as a free-running timer. When timer 4 is functioning as a watchdog timer, they are independent of timer 4 operation.

## HD404418/HD4074418/HD4074408

available for transmitting clock signals (with appropriate cycles and duties) in combination with each mode of timers 1-3. When you select the PWM output, timer output pin becomes PWM output independent of timer output mode.

The data of the timer output register changes after the second instruction cycle of writing into the timer output register. The timer output register 3 becomes a 3-bit register without bit 3, because timer 3 does not provide an event input pin.

Timers 1-3 (TC1L: S01A, TC1U: \$01B, TL1L: \$01A, TL1U: \$01B, TC2L: \$01E, TC2U: \$01F, TL2L: \$01E, TL2U: \$01F, TC3L: \$022, TC3U: \$023, TL3L: \$022, TL3U: S023): Timers 1-3 consists of an 8-bit write-only timer load register and an 8-bit read-only timer/event counter. Each of them
provides low order digits (TC1L: \$01A, TC2L: \$01E, TC3L: \$022), and high-order digits (TC1U: \$01B, TC2U: \$01F, TC3U: \$023). Refer to figure 20.

The timer/event counter can be initialized by programming the timer load register. In this case, write the low-order digits first, then the high-order digits. The timer/event counter is initialized according to the timer load register value when the high-order digit is written. The timer load register is initialized to $\$ 00$ at MCU reset.

The counter value of timers 1-3 can be obtained by reading the timer/event counter. In this case, read the high-order digit first, then the low-order digit. The count value of the low-order digit is latched when the highorder digit is read.

Table 19. Timer Output Register
TOR1, TOR2

## Bit 3

$\overline{\text { INT }}_{4}$, INT $_{5}$ External Interrupts

| 0 | Inhibits the $\overline{\mathrm{INT}}_{4}, \mathrm{INT}_{5}$ external interrupts |
| :--- | :--- |
| 1 | Enables the $\overline{\mathrm{INT}}_{4}, \mathrm{INT}_{5}$ external interrupts |

Note: Port R50, R5 1 data direction registers are automatically reset when bits 3 of the TOR1 and TOR2 are set, then become inputs.
TOR1, TOR2, TOR3

## Bit 2

PWM Function

| 0 | Normal timer operation |
| :--- | :--- |
| 1 | PWM operation, transmits data from $\mathrm{TO}_{1}, \mathrm{TO}_{2}, \mathrm{TO}_{3}$ |

Note: The data direction register for ports $R 5_{2}, R 5_{3}, R 6_{0}$ are automatically set when bits 2 of TOR1, TOR2, and TOR3 are set, then become outputs.

TOR1, TOR2, TOR3

| Bit 1 | Bit 0 | Timer Output Mode |
| :--- | :--- | :--- | :--- |
| 0 | 0 | Inhibits timer output |
| 0 | 1 | Transmits 1 synchronously with timer overflow output (Toggle <br> output mode) |
| 1 | 0 | Transmits reverse level synchronously with timer output (1 <br> output mode) |
| 1 | 1 | Transmits 0 synchronously with timer overflow output (0 output <br> mode) |

Note: The data direction registers for ports $R 5_{2}, R 5_{3}, R 6$ are automatically set when bits 0 and 1 for TOR1, TOR2, TOR3 are other than 00.

Operation Mode of Timers 1-3: Timers 1-3 provide the following 3 timer functions: freerunning, reload, and PWM. Internal/external clock input and the absence/presence of the timer output are also selectable. The combination of these functions are available for selecting a variety of operation modes.

Table 20 describes the combinations of timers 1-3 operation mode selection. Select the operation mode according to this table in order to set the appropriate data to the timer mode register and the timer output register. Figure 22 illustrates an example of timer output waveform. Note that output


Figure 20. Timer 1-3 Block Diagram


| Type | Option | High-voltage <br> port | ZTAT type name |
| :---: | :--- | :---: | :---: |
| A | Free-running timer | Yes | HD4074408 |
|  | No | HD4074418 |  |
| B | Watchdog timer (WDT) | Yes | HD407440801 |
|  |  | No | HD407441801 |

Figure 21. Timer 4 Block Diagram
waveform differs depending on operation modes.

Table 20. Combinations of Timer 1-3 Operation Modes
TMR1, TMR2, TMR3 TOR1, TOR2, TOR3

| Bit 3 | Bit 2 | Bit 1 | Bit 0 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Timer Input Pin | Timer Output Pin | Timer 1-3 Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Note 3 | Note 3 | Note 3 | 0 | 0 | 0 | 0 | R50, R5 ${ }_{1}$ | $\mathrm{R} 5_{2}, \mathrm{R} 5_{3}, \mathrm{R} 60$ | Free-Running Timer |
| 0 | Note 3 | Note 3 | Note 3 | 0 | 0 | Note 2 | Note 2 | R50, R5 ${ }_{1}$ | $\mathrm{TO}_{1}, \mathrm{TO}_{2}, \mathrm{TO}_{3}$ |  |
| 0 | Note 3 | Note 3 | Note 3 | 1 | 0 | 0 | 0 | $\overline{\mathrm{INT}}_{4}, \mathrm{INT}_{5}$ | $R 5_{2}, R 5_{3}, R 60$ |  |
| 0 | Note 3 | Note 3 | Note 3 | 1 | 0 | Note 2 | Note 2 | $\overline{\mathrm{INT}}_{4}, \mathrm{INT}_{5}$ | $\mathrm{TO}_{1}, \mathrm{TO}_{2}, \mathrm{TO}_{3}$ |  |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | $\overline{\mathrm{TI}}_{1}, \mathrm{Tl}_{2}$ | $\mathrm{R5} 2_{2}, \mathrm{R} 5_{3}, \mathrm{R} 6_{0}$ | Event Counter |
| 0 | 1 | 1 | 1 | 0 | 0 | Note 2 | Note 2 | $\mathrm{Ti}_{1}, \mathrm{Tl}_{2}$ | $\mathrm{TO}_{1}, \mathrm{TO}_{2}, \mathrm{TO}_{3}$ |  |
| 1 | Note 3 | Note 3 | Note 3 | 0 | 0 | 0 | 0 | $R 5_{0}, \mathrm{R} 5_{1}$ | $R 5_{2}, \mathrm{R} 5_{3}, \mathrm{R} 60$ | Reload Timer |
| 1 | Note 3 | Note 3 | Note 3 | 0 | 0 | Note 2 | Note 2 | R50, R5 ${ }_{1}$ | $\mathrm{TO}_{1}, \mathrm{TO}_{2}, \mathrm{TO}_{3}$ |  |
| 1 | Note 3 | Note 3 | Note 3 | 1 | 0 | 0 | 0 | $\overline{\mathrm{INT}}_{4}, \mathrm{INT}_{5}$ | $\mathrm{R5} 2, \mathrm{R5} 3, \mathrm{R} 60$ |  |
| 1 | Note 3 | Note 3 | Note 3 | 1 | 0 | Note 2 | Note 2 | $\overline{\mathrm{INT}}_{4}, \mathrm{INT}_{5}$ | $\mathrm{TO}_{1}, \mathrm{TO}_{2}, \mathrm{TO}_{3}$ |  |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | $\mathrm{Tl}_{1}, \mathrm{Tl}_{2}$ | $\mathrm{R5} 2, \mathrm{R5} 3, \mathrm{R6} 0$ | Event Counter (With <br> Reload Function) |
| 1 | 1 | 1 | 1 | 0 | 0 | Note 2 | Note 2 | $\mathrm{Tl}_{1}, \mathrm{Tl}_{2}$ | $\mathrm{TO}_{1}, \mathrm{TO}_{2}, \mathrm{TO}_{3}$ |  |
| Note 1 | Note 3 | Note 3 | Note 3 | 0 | 1 | Note 1 | Note 1 | R50, R5 ${ }_{1}$ | $\mathrm{TO}_{1}, \mathrm{TO}_{2}, \mathrm{TO}_{3}$ | PWM (Note 4) |
| Note 1 | Note 3 | Note 3 | Note 3 | 1 | 1 | Note 1 | Note 1 | $\overline{\mathrm{INT}}_{4}, \mathrm{INT}_{5}$ | $\mathrm{TO}_{1}, \mathrm{TO}_{2}, \mathrm{TO}_{3}$ |  |
| Note 1 | 1 | 1 | 1 | 0 | 1 | Note 1 | Note 1 | $\mathrm{Tl}_{1}, \mathrm{Tl}_{2}$ | TO ${ }_{1}, \mathrm{TO}_{2}, \mathrm{TO}_{3}$ | PWM (External Clock) (Note 4) |

Notes: 1. Don't care
2. One of or both of bits 0 and 1 of TOR is 1
3. Bit 0, 1, and 2 of TMR are not 111
4. When PWM output is selected, timer functions in the same way as the free-running timer by initializing the timer load register to $\$ 00$.

Reload Timer Output Mode $\rightarrow$ Toggle Output Data of Timer Load Register $\rightarrow \mathrm{N}$

Free-Running Timer


Reload Timer


PWM


Note: Input clock source and its dividing ratio are controlled by the timer mode register.

Figure 22. Timer Output Waveform Examples

## Serial Interface

The MCU provides two serial interfaces to transmit/receive 8 -bit data serially. The serial interfaces consist of the serial data registers (SR1, SR2), the serial mode registers (SMR1, SMR2), the serial clock register (SCR1, SCR2), the octal counter, and the multiplexer (figure 23).

The serial mode register controls pins $\mathrm{R} 4_{0} /$ $\mathrm{SCK}_{1}, \mathrm{R6}_{3} / \mathrm{SCK}_{2}, \mathrm{R4}_{1} / \mathrm{SI}_{1}, \mathrm{R6}_{2} / \mathrm{SI}_{2}, \mathrm{R4}_{2} / \mathrm{SO}_{1}, \mathrm{R6}_{1} /$ $\mathrm{SO}_{2}$ and the enable/disable of STS instruction. The serial clock register controls transfer clock. Software writes/reads the contents of the serial data register. The data in the serial data register shifts synchronously with the transfer clock signal.

The octal counter is reset to $\$ 0$ by STS instruction. It starts to count at the falling edge of the transfer clock $\left(\mathrm{SCK}_{1}, \mathrm{SCK}_{2}\right)$ signal
and increments by one at the rising edge of the SCK. The serial interrupt request flag is set when the octal counter is reset by eight transfer clock signals or by data transfer discontinued.

Each serial mode register's enable bit (bit 3) controls two serial interfaces with a single STS instruction. To activate a serial interface, set the enable bit, then execute the STS instruction. Thus, a serial interface, in which an enable bit is set, starts functioning. Therefore, when the enables bit are both reset, the serial interface does not function with a STS instruction. When the enable bits are both set, two serial interfaces start functioning with a single STS instruction. An enable bit is automatically reset by STS instruction. Therefore, the enable bit must be set to activate the serial interface before executing the STS instruction.


Figure 23. Serial Interface Block Diagram

## HITACHI

Serial Mode Register (SMR1: S010, SMR2: \$014): The serial mode register is a 4 -bit read/write register, which controls the serial interface operation, $\overline{\mathrm{SCK}}_{1}, \overline{\mathrm{SCK}}_{2}, \mathrm{SI}_{1}, \mathrm{SI}_{2}, \mathrm{SO}_{1}$, $\mathrm{SO}_{2}$ (table 21).

The write signal to the serial mode register initializes the internal state of the serial interface. The write signal stops the transfer clock supply to the serial data register and the octal counter, resetting the octal counter to $\$ 0$ simultaneously. Thus, the write signal to the serial mode register causes the data transfer to quit and the serial interrupt request flag to be set while the serial interface is operating.

Data in the serial mode register can be changed in the second instruction cycle after writing into the serial mode register. Therefore, program the serial interface to execute the STS instruction after the data in the serial mode register has been changed completely. The serial mode register is initialized to $\$ 0$ at MCU reset.

Bit 3 of the serial mode register is an enable bit of the serial interface. Set the enable bit before executing the STS instruction. To activate both serial interfaces, set the enable bits of both serial interfaces, then execute the single STS instruction. An enable bit is automatically reset by STS instruction execution.

## Table 21. Serial Mode Register

| SMR1, SMR2  <br> Bit $\mathbf{3}$ STS instruction |  |
| :--- | :--- |
| 0 | Disable |
| 1 | Enable |
| Note: <br> Bit <br> matically reset by STS instruction. |  |

## SMR1, SMR2

| Bit $\mathbf{2}$ | $\mathbf{R 4} \mathbf{0} / \overline{\mathbf{S C K}}_{\mathbf{1}}, \mathbf{R 6}_{\mathbf{3}} / \overline{\mathbf{S C K}}_{\mathbf{2}}$ |
| :--- | :--- |
| 0 | Used as ports $\mathrm{R}_{0}, \mathrm{R} 6_{3}$ 1/O pin |
| 1 | Used as $\overline{\mathrm{SCK}}{ }_{1}, \overline{\mathrm{SCK}}_{2}$ input or output |
|  |  |

Note: When the internal clocks are selected, ports $R 4_{0}$ and $R 6_{3}$ data direction registers are automatically set by bit 2 of the SMR1 and SMR2 set, then become outputs. When the external clocks are selected, ports $R 4_{0}$ and $R 6_{3}$ data direction registers are automatically reset by bit 2 of the SMR1 and SMR2 set, then become inputs.

## SMR1, SMR2

| Bit 1 | R4 $\mathbf{1}^{\text {/ }} \mathrm{Sl}_{1}, \mathrm{R6}_{\mathbf{2}} / \mathrm{SI}_{\mathbf{2}}$ |
| :---: | :---: |
| 0 | Used as ports R41, R62 1/O pin |
| 1 | Used as $\mathrm{SI}_{1}, \mathrm{SI}_{2}$ input pin |
| Note: | $R 4_{1}, R 6_{2}$ data direction registers are atically reset by bit 1 of SMR1 and set, then become inputs. |

## SMR1, SMR2

| Bit 0 | R4 $\mathbf{R}^{\text {/ }} \mathbf{S O}_{\mathbf{1}}, \mathrm{R6}_{\mathbf{1}} / \mathbf{S O}_{\mathbf{2}}$ |
| :---: | :---: |
| 0 | Used as ports R42, $\mathrm{R6} 6_{1} 1 / \mathrm{O}$ pin |
| 1 | Used as $\mathrm{SO}_{1}, \mathrm{SO}_{2}$ output pin |
|  | $R 4_{2}, R 6_{1}$ data direction registers atically set by bit 0 of the SMR1 MR2 set, then become outputs. |

Serial Clock Register (SCR1: \$011, SCR2: \$015): The serial clock register is a 3-bit write only register which controls the transmit clock source and the prescaler divide ratio (table 22).

The write signal to the serial clock register initializes the internal state of the serial interface. Transfer clock supply to the serial data register and the octal counter is stopped by programming the serial clock register, then the octal counter is reset. Thus, data transfer is stopped and interrupt request flag is set by programming the serial clock register during serial interface operation.

Serial Data Register (SR1L: \$012, SR2L: S016, SR1U: S013, SR2U: \$017): The serial data register is an 8-bit read/write register
consisting of low-order digits (SR1L, SR2L) and the high-order digits (SR1U, SR2U).

The data in the serial data register is transmitted LSB first at $\mathrm{SO}_{1}, \mathrm{SO}_{2}$ synchronously with the falling edge of the transfer clock signal. At the same time, the serial data register receives external data LSB first at $\mathrm{SI}_{1}$, $\mathrm{SI}_{2}$ synchronously with the rising edge of the transfer clock. Figure 24 shows the I/O timing chart for the transfer clock signal and the data.

The validity of the data contents cannot be assured when writing/reading the serial data register during data transfer. Therefore, write/read the serial data register after completing data transfer.

Table 22. Serial Clock Register

## SCR1, SCR2

| Bit 2 | Bit 1 | Bit 0 | $\mathbf{R 4} \mathbf{0} / \overline{\mathbf{S C K}}_{\mathbf{1}}$ <br> $\mathbf{R 6} / \mathbf{S C K}_{\mathbf{2}}$ | Clock Source | Prescaler <br> Divide Ratio | System Clock <br> Divide Ratio |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | $\overline{\mathrm{SCK}}_{1}, \overline{\mathrm{SCK}}_{2}$ output | Prescaler | 2048 | 4096 |
| 0 | 0 | 1 | $\overline{\mathrm{SCK}}_{1}, \overline{\mathrm{SCK}}_{2}$ output | Prescaler | 512 | 1024 |
| 0 | 1 | 0 | $\overline{\mathrm{SCK}}_{1}, \overline{\mathrm{SCK}}_{2}$ output | Prescaler | 128 | 256 |
| 0 | 1 | 1 | $\overline{\mathrm{SCK}}_{1}, \overline{\mathrm{SCK}}_{2}$ output | Prescaler | 32 | 64 |
| 1 | 0 | 0 | $\overline{\mathrm{SCK}}_{1}, \overline{\mathrm{SCK}}_{2}$ output | Prescaler | 8 | 16 |
| 1 | 0 | 1 | $\overline{\mathrm{SCK}}_{1}, \overline{\mathrm{SCK}}_{2}$ output | Prescaler | 2 | 4 |
| 1 | 1 | 0 | $\overline{\mathrm{SCK}}_{1}, \overline{\mathrm{SCK}}_{2}$ output | System clock |  | 1 |
| 1 | 1 | 1 | $\overline{\mathrm{SCK}}_{1}, \overline{\mathrm{SCK}}_{2}$ input | External clock |  |  |



Figure 24. Serial Interface I/O Timing Chart

Selection of the Operation Modes: Table 23 shows the operation modes of the serial interface. Set the serial mode register according to this table.

Operating State of the Serial Interface: The serial interfaces provide 4 operation states (figure 25).

When the serial interface has been initialized, the MCU is in transfer inhibit state in which STS instruction and the transfer clocks are both ignored.

Set the enable bit of the serial interface to put the serial interface into the STS waiting state in which serial data transfer is available by executing STS instruction. Two serial interfaces operate simultaneously with a single STS instruction when the enable bits of serial interfaces 1 and 2 are both set.

In the SCK waiting state, the falling edge of the first transfer clock puts the serial interface into the transfer state, while the octal counter counts up and the serial data register shifts simultaneously. If the clock continuous output mode is selected, the serial interface stays in the SCK waiting state while continuously transmitting transfer clocks.

The octal counter is initialized to 000 by 8 transfer clocks in the transfer state, and the serial interrupt request flag is set. When the internal transfer clock is selected, the MCU goes into the transfer inhibit state. When the external clock is selected, the MCU goes into the transfer clock waiting state. The octal counter is initialized to $\$ 000$, transfer is suspended, and the interrupt request flag is set simultaneously by programming the serial mode register or serial clock register in the transfer state or the transfer inhibit state.

An Example of Transfer Clock Error Detection: The serial interface malfunctions when the transfer clock is disturbed by external noise. In this case, the transfer clock error can be detected by the procedure shown in figure 26.

If more than eight transfer clocks are applied by external noise in the SCK waiting state, the state of the serial interface shifts in the following sequence: first, transfer state (for 1 to 7 transfer clocks), second, SCK waiting state (at 8th transfer clock), and third, back to transfer state. To set the serial interrupt flag again after resetting it, program the serial mode register to put the MCU into the STS waiting state.

Table 23. $\underset{\substack{\text { Serial } \\ \text { Mode }}}{\text { Interface }}$ Operation Mode

SMR1, SMR2
Bit 2 Bit 1 Bit 0 Serial Interface Operation Mode

| 1 | 0 | 0 | Clock continuous output mode |
| :--- | :--- | :--- | :--- |
| 1 | 0 | 1 | Transmit mode |
| 1 | 1 | 0 | Receive mode |
| 1 | 1 | 1 | Transmit/receive mode |



Figure 25. Serial Interface Operation State


Figure 26. Example of Transfer Clock Error Detection

## PROM Mode Pin Description

Table 24 and figure 27 describe the pin functions in PROM mode.

Table 24. PROM Mode Signals

| Pin No. |  |  | MCU mode |  | PROM mode |  | Pin No. |  |  | MCU mode |  | PROM mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \overline{\mathrm{DC}-64 \mathrm{~S}} \\ & \mathrm{DP}-64 \mathrm{~S} \end{aligned}$ | FP-64 | FP-64A | Symbol | 1/0 | Symbol | 1/0 | $\begin{aligned} & \hline \mathrm{DC}-64 \mathrm{~S} \\ & \mathrm{DP}-64 \mathrm{~S} \end{aligned}$ | FP-64 | FP-64A | Symbol | 1/0 | Symbol | 1/0 |
| 1 | 59 | 57 | $\mathrm{D}_{11}$ | 1/0 | $\mathrm{V}_{\mathrm{CC}}$ |  | 33 | 27 | 25 | $\mathrm{R} 40 / \overline{S T C K}_{1}$ | 1/0 |  |  |
| 2 | 60 | 58 | $\mathrm{D}_{12}$ | 1/0 |  |  | 34 | 28 | 26 | $\mathrm{R} 41 / \mathrm{Sl}_{1}$ | 1/0 |  |  |
| 3 | 61 | 59 | $\mathrm{D}_{13}$ | 1/0 |  |  | 35 | 29 | 27 | $\mathrm{R}_{2} / \mathrm{SO}_{1}$ | 1/0 |  |  |
| 4 | 62 | 60 | $\mathrm{D}_{14}$ | 1/0 | $\mathrm{A}_{13}$ | 1 | 36 | 30 | 28 | $R 4_{3} / V_{\text {ref }}$ | 1/O |  |  |
| 5 | 63 | 61 | $\mathrm{D}_{15}$ | 1/0 | $\mathrm{A}_{14}$ | 1 | 37 | 31 | 29 | R 70 | 1 | $\overline{\mathrm{CE}}$ | 1 |
| 6 | 64 | 62 | $\mathrm{RO}_{0}$ | 1/0 | $\mathrm{A}_{1}$ | 1 | 38 | 32 | 30 | R71 | 1 | $\overline{\mathrm{OE}}$ | 1 |
| 7 | 1 | 63 | $\mathrm{RO}_{1}$ | 1/0 | $\mathrm{A}_{2}$ | 1 | 39 | 33 | 31 | R 72 | 1 | $\overline{\mathrm{M}_{\mathrm{O}}}$ | 1 |
| 8 | 2 | 64 | $\mathrm{RO}_{2}$ | 1/0 | $\mathrm{A}_{3}$ | 1 | 40 | 34 | 32 | R73 | 1 | $\overline{M_{1}}$ | 1 |
| 9 | 3 | 1 | $\mathrm{RO}_{3}$ | 1/0 | $\mathrm{A}_{4}$ | 1 | 41 | 35 | 33 | R80 | 1/O |  |  |
| 10 | 4 | 2 | R 10 | 1/0 | $\mathrm{A}_{5}$ | 1 | 42 | 36 | 34 | R81 | 1/0 |  |  |
| 11 | 5 | 3 | R1 ${ }_{1}$ | 1/0 | $\mathrm{A}_{6}$ | 1 | 43 | 37 | 35 | R82 | 1/O |  |  |
| 12 | 6 | 4 | $\mathrm{R} 1_{2}$ | 1/0 | $\mathrm{A}_{7}$ | 1 | 44 | 38 | 36 | $\mathrm{R8} 8_{3}$ | 1/O |  |  |
| 13 | 7 | 5 | $\mathrm{R} 1_{3}$ | 1/0 | $\mathrm{A}_{8}$ | 1 | 45 | 39 | 37 | $\mathrm{R} 9_{0}$ | 1/0 |  |  |
| 14 | 8 | 6 | R20 | 1/0 | $\mathrm{A}_{0}$ | 1 | 46 | 40 | 38 | R91 | 1/0 |  |  |
| 15 | 9 | 7 | R2 ${ }_{1}$ | 1/0 | $\mathrm{A}_{10}$ | 1 | 47 | 41 | 39 | $\mathrm{R} 9_{2}$ | 1/0 |  |  |
| 16 | 10 | 8 | R22 | 1/O | $\mathrm{A}_{11}$ | 1 | 48 | 42 | 40 | R93 | 1/0 |  |  |
| 17 | 11 | 9 | $\mathrm{R} 2_{3}$ | 1/0 | $\mathrm{A}_{12}$ | 1 | 49 | 43 | 41 | RESET | 1 | RESET | 1 |
| 18 | 12 | 10 | $\mathrm{RA}_{0}$ | 1/0 | $\mathrm{V}_{\mathrm{PP}}$ |  | 50 | 44 | 42 | TEST | 1 | TEST | 1 |
| 19 | 13 | 11 | $\mathrm{RA}_{1}$ | 1/0 | $\mathrm{A}_{9}$ | 1 | 51 | 45 | 43 | $\mathrm{OSC}_{1}$ | 1 |  |  |
| 20 | 14 | 12 | $\mathrm{R} 3_{0} / \overline{\mathrm{NT}}_{0}$ | 1/0 |  |  | 52 | 46 | 44 | $\mathrm{OSC}_{2}$ | 0 |  |  |
| 21 | 15 | 13 | $\mathrm{R} 3_{1} / \overline{\mathrm{NT}}_{1}$ | 1/0 |  |  | 53 | 47 | 45 | GND | 1/0 | GND |  |
| 22 | 16 | 14 | $\mathrm{R} 3_{2} / \mathrm{INT}_{2}$ | 1/0 |  |  | 54 | 48 | 46 | $\mathrm{D}_{0}$ | 1/0 | O | 1/0 |
| 23 | 17 | 15 | $\mathrm{R} 3_{3} / \mathrm{INT}_{3}$ | 1/O |  |  | 55 | 49 | 47 | $\mathrm{D}_{1}$ | 1/0 | $\mathrm{O}_{1}$ | 1/0 |
| 24 | 18 | 16 | $\mathrm{R5} 5_{0} / \overline{\mathrm{NT}}_{4} / \overline{\mathrm{T}}_{1}$ | 1/O |  |  | 56 | 50 | 48 | $\mathrm{D}_{2}$ | 1/O | $\mathrm{O}_{2}$ | 1/0 |
| 25 | 19 | 17 | $\mathrm{R} 5_{1} / \mathrm{NT}_{5} / \mathrm{T}_{2}$ | 1/0 |  |  | 57 | 51 | 49 | $\mathrm{D}_{3}$ | 1/O | $\mathrm{O}_{3}$ | 1/0 |
| 26 | 20 | 18 | $\mathrm{R5} \mathrm{~S}_{2} / \mathrm{TO}_{1}$ | 1/0 |  |  | 58 | 52 | 50 | $\mathrm{D}_{4}$ | 1/0 | $\mathrm{O}_{4}$ | 1/0 |
| 27 | 21 | 19 | $\mathrm{R5} 3 / \mathrm{TO}_{2}$ | 1/0 |  |  | 59 | 53 | 51 | $\mathrm{D}_{5}$ | 1/0 | $\mathrm{O}_{5}$ | 1/0 |
| 28 | 22 | 20 | $\mathrm{R} 60_{0} / \mathrm{TO}_{3}$ | 1/0 |  |  | 60 | 54 | 52 | $\mathrm{D}_{6}$ | 1/0 | $\mathrm{O}_{6}$ | 1/0 |
| 29 | 23 | 21 | $\mathrm{R} 6{ }_{1} / \mathrm{SO}_{2}$ | 1/O |  |  | 61 | 55 | 53 | $\mathrm{D}_{7}$ | 1/O | $\mathrm{O}_{7}$ | 1/0 |
| 30 | 24 | 22 | $\mathrm{R6}_{2} / \mathrm{SI}_{2}$ | 1/0 |  |  | 62 | 56 | 54 | $\mathrm{D}_{8}$ | 1/0 |  |  |
| 31 | 25 | 23 | $\mathrm{R6}_{3} / \overline{\mathrm{SCK}}_{2}$ | 1/O |  |  | 63 | 57 | 55 | D9 | 1/0 |  |  |
| 32 | 26 | 24 | $\mathrm{V}_{\text {cc }}$ |  | $\mathrm{V}_{\text {cc }}$ |  | 64 | 58 | 56 | $\mathrm{D}_{10}$ | 1/0 | $\mathrm{V}_{\mathrm{Cc}}$ |  |
| (Note) |  |  | Input/Out Input Pins Output Pin | at P s |  |  |  |  |  |  |  |  |  |

## VPP (Program Voltage)

$\mathrm{V}_{\mathrm{PP}}$ is the input for the program voltage (12.5 $\mathrm{V} \pm 0.3 \mathrm{~V}$ ) for programming the PROM.

## $\overline{C E}$ (Chip Enable)

$\overline{\mathrm{CE}}$ is the input for programming and verifying internal PROM.

## $\overline{O E}$ (Output Enable)

$\overline{\mathrm{OE}}$ is the input for the data output control signal for PROM verify.

## $\mathbf{A}_{\mathbf{0}}-\mathbf{A}_{14}$ (Address Bus)

$\mathrm{A}_{0}-\mathrm{A}_{14}$ are address input pins for internal PROM.
$\mathrm{O}_{0}-\mathrm{O}_{7}$ (PROM Data Bus)
$\mathrm{O}_{0}-\mathrm{O}_{7}$ are the data bus for internal PROM.

## $\overline{\mathbf{M}}_{\mathbf{0}}, \overline{\mathbf{M}}_{1}$ (Mode)

$\overline{\mathrm{M}}_{0}$ and $\overline{\mathrm{M}}_{1}$ set PROM mode. PROM mode is set when $\overline{\mathrm{M}}_{0}, \overline{\mathrm{M}}_{1}$, and TEST pins are low level and RESET pin is high level.


FP-64A
Top View, No Symbol: Open
Figure 27. PROM Mode Pin Arrangement

## Programmable ROM Operation

The MCU on-chip PROM is programmed in PROM mode (figures 27-29). PROM mode is set by bringing TEST, $\overline{\mathrm{M}}_{0}$, and $\overline{\mathrm{M}}_{1}$ low, and RESET high as shown in figure 28. In PROM mode, the MCU does not operate. It can be programmed like a standard 27256 EPROM using a standard PROM programmer and a 64-to-28-pin socket adapter. Table 26 lists recommended PROM programmers and socket adapters.

Since an instruction of the HMCS400 series consists of 10 bits, the HMCS400 series MCU incorporates a conversion circuit to enable use of a general-purpose PROM programmer. By this circuit, an instruction is read or programmed using 2 addresses, lower 5 bits and upper 5 bits, as shown in figure 29. For example, if 8 kwords of on-chip PROM are programmed by a general-purpose PROM programmer, 16 kbytes of addresses (\$0000$\$ 3 F F F$ ) should be specified.

## Programming And Verification

The MCU can be high-speed programmed without causing voltage stress or affecting data reliability.

Table 25 shows how programming and verification modes are selected.

Figure 30 is a programming flowchart, and figure 42 is a timing chart.

## Ehasing

The PROMs in ceramic window packages can

Table 25. PROM Mode Selection

|  | Pin |  |  |  |
| :--- | :---: | :---: | :---: | :--- |
| Mode | $\overline{\mathbf{C E}}$ | $\overline{\mathbf{O E}}$ | $\mathbf{V}_{\mathbf{P P}}$ | $\mathbf{O}_{\mathbf{0}}-\mathbf{O}_{\mathbf{7}}$ |
| Programming | Low | High | $\mathrm{V}_{\text {PP }}$ | Data input |
| Verify | High | Low | $\mathrm{V}_{\text {PP }}$ | Data output |
| Programming <br> inhibited | High | High | $\mathrm{V}_{\text {PP }}$ | High <br> impedance |

be erased by ultraviolet light. All erased bits become 1s.

Erasing conditions are : ultraviolet (UV) light with wavelength $2537 \AA$ with a minimum irradiation of $15 \mathrm{~W} \cdot \mathrm{~s} / \mathrm{cm}^{2}$. These conditions are satisfied by exposing the LSI to a 12,000 $\mu \mathrm{W} / \mathrm{cm}^{2}$ UV source for $15-20$ minutes, at a distance of 1 inch.

## Precautions

1. Addresses $\$ 0000$ to $\$ 3 F F F$ must be specified if the PROM is programmed by a PROM programmer. If addresses of $\$ 4000$ or higher are accessed, the PROM may not be programmed or verified. Note that the plastic package type cannot be erased and reprogrammed. (Ceramic window packages can be erased and reprogrammed by ultraviolet light.) Data in unused addresses must be set to $\$ \mathrm{FF}$.
2. Be sure that the PROM programmer, socket adapter and LSI lineup (pin 1 positions match). Using the wrong programmer or socket adapter may cause an overvoltage and damage the LSI (table 26). Make sure that the LSI is firmly fixed in the socket adapter, and that the socket adapter is firmly fixed in the programmer.
3. The PROM should be programmed with $\mathrm{V}_{\mathrm{PP}}=12.5 \mathrm{~V}$. Other PROMs use 21 V . If 21 V is applied to the MCU, the LSI may be permanently damaged. 12.5 V is Intel's 27256 Vpp.


Figure 28. PROM Mode Function Diagram


Figure 29. PROM Mode Memory Map

Table 26. PROM Programmers and Socket Adapters

| PROM Programmer |  | Socket Adapter |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Maker | Type Name | Maker | Type Name | Package |
| DATA I/O | 22B | Hitachi | HS448ESS11H | DP-64S |
|  | 29B |  |  | DC-64S |
|  |  |  | HS440ESF01H | FP-64 |
|  |  |  | HS440ESF03H | FP-64A |
| AVAL Corp | PKW-1000 | Hitachi | HS448ESS 21 H | $\begin{aligned} & \text { DP-64S } \\ & \text { DC-64S } \end{aligned}$ |
|  |  |  | HS440ESF01H | FP-64 |
|  |  |  | HS440ESF03H | FP-64A |



Figure 30. High-Speed Programming Flowchart

## ZTAT MCU On-Chip PROM Characteristics and Precautions

Principles of Programming/Erasing: The ZTAT micros' memory cells are the same as an EPROM's. Therefore they are programmed by applying high voltage to control gates and drains, which injects hot electrons into the floating gate. They are stable, surrounded by an energy varrier of $\mathrm{SiO}_{2}$ film. Such a cell becomes a 0 bit due to the memory threshold voltage change. A cell with no condensed electrons at its floating gate appears as a 1 bit (figure 31 ).

The electron charge in memory cells may
decrease as time goes by. This can be caused by:

- Ultraviolet light: discharged by photoemitted electrons (erasure principle)
- Heat: discharged by thermal emitted electrons
- High voltage: discharged by a high electric field at the control gate or drain

If the oxide film covering a floating gate is defective, the erasure rate is great. Normally, electron erasure does not occur, because such defective devices are found and removed during testing.


Figure 31. Cross-section of EPROM Memory Cell

Programming Precautions: The EPROM memory cells should be programmed under specific voltage and timing conditions. The higher the program voltage and the longer the program pulse is applied, the more electrons will be injected into the floating gate. However, if an overvoltage is applied to $\mathrm{V}_{\mathrm{PP}}$, the $p-n$ junction may be permanently damaged. Pay particular attention to PROM programmer overshoot. Negative voltage noise will cause a parasitic transistor effect, which may reduce break-down voltage.

The ZTAT micros are connected electrically to the PROM programmer through a socket adapter. Therefore, pay attention to the following:

- Confirm that the socket adapter is firmly fixed on the PROM programmer.
- Do not touch the socket adapter or the LSI during programming.
- Misprogramming can be caused by poor contacts.

On-Chip EPROM Reliability after Programming: Generally, semiconductors are reliable except for initial failures. Parts can be screened to avoid failures. Exposure to high temperature is a kind of screening which removes PROM memory cells with data hold failures in a short time. This is done to the ZTATs in the wafer stage, so ZTAT data hold charcteristics are high. Exposing the LSI to $150^{\circ} \mathrm{C}$ after user programming can effectively upgrade these characteristics. Figure 32 shows the recommeded screening flow.


* Exposure time is the time after the temperature in heater reaches $150^{\circ} \mathrm{C}$.

Note: If programming errors occur continuously during programming with one PROM programmer, stop programming and check the PROM programmer or socket adapter.
If trouble occurs in verification after programming, or after exposure to high temperatures, please inform a Hitachi engineer.

Figure 32. Recommended Screening Flow

## RAM Addressing Mode

As shown in figure 33, the MCU has three RAM addressing modes: register indirect addressing, direct addressing, and memory register addressing.

Register Indirect Addressing: Contents of registers $W, X$, and $Y$ (10 bits) are used as the RAM address.

Direct Addressing: A direct addressing instruction consists of two words, with the word (10 bits) following the opcode used as the RAM address.

Memory Register Addressing: The memory register ( 16 addresses; from $\$ 040$ to $\$ 04 \mathrm{~F}$ ) is accessed by executing the LAMR and XMRA instructions.

## ROM Addressing Mode and $P$ Instructions

The MCU has four kinds of ROM addressing modes, as shown in figure 34.

Direct Addressing Mode: The program can branch to any address in the ROM memory space by executing a JMPL, BRL, or CALL instruction. These instructions replace the 14 program counter bits ( $\mathrm{PC}_{13}$ to $\mathrm{PC}_{0}$ ) with the 14-bit immediate data.

Current Page Addressing Mode: The ROM memory space is divided into pages, with 256 words in each page. Page zero begins at address $\$ 0000$. By executing a BR instruction, the program can branch to an address in the current page. This instruction replaces the low-order eight bits of the program counter ( $\mathrm{PC}_{7}$ to $\mathrm{PC}_{0}$ ) with the 8 -bit immediate data.

When BR instruction is on a page boundary $(256 n+255)$ (figure 35), executing a BR instruction transfers the PC contents to the next page according to the hardware architecture. Consequently, the program branches to the next page when BR is used on a page boundary. The HMCS400-series cross macro assembler has an automatic paging facility for ROM pages.

Zero-Page Addressing Mode: By executing a CAL instruction, the program can branch to the zero-page subroutine area, which is located at $\$ 0000-\$ 003 F$. When a CAL instruction is executed, 6 bits of immediate data are placed in the low-order 6 bits of the program counter ( $\mathrm{PC}_{5}$ to $\mathrm{PC}_{0}$ ) and 0 s are placed in the high-order 8 bits ( $\mathrm{PC}_{13}$ to $\mathrm{PC}_{6}$ ).

Table Data Addressing: By executing a TBR instruction, the program can branch to the address determined by the contents of the 4 -bit immediate data, accumulator, and register $B$.

P Instruction: ROM data addressed by table data addressing can be referred to by a $P$ instruction (figure 36). When bit 8 in the referred ROM data is 1,8 bits of ROM data are written into the accumulator and register $B$. When bit 9 is 1,8 bits of ROM data are written into the R1 and R2 port data registers. When both bits 8 and 9 are 1, ROM data are written into the accumulator and register B and also to the R1 and R2 port data registers at the same time.

The $P$ instruction has no effect on the program counter.


Register Indirect Addressing


Direct Addressing


Memory Register Addressing
(JMPL)
(BRL)
(CALL)


Direct Addressing


Current Page Addressing


Zero Page Addressing


Table Data Addressing

Figure 34. ROM Addressing Mode


Figure 35. Branch Destination of BR Instruction on the Boundary between Pages


Address Designation


Pattern
Figure 36. P Instruction

## Instruction Set

The MCU provides 101 instructions which are classified into 10 groups as follows:

1. Immediate instructions
2. Register-to-register instructions
3. RAM address instructions
4. RAM-register instructions
5. Arithmetic instructions
6. Compare instructions
7. RAM bit manipulation instructions
8. ROM address instructions
9. Input/output instructions
10. Control instructions

Tables 27-36 list their functions, and table 37 is an opcode map.

Table 27. Immediate Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Immediate | LAI i |  | $i \rightarrow A$ |  | 1/1 |
| Load B from Immediate | LBI i | $1000000000 i 3 i_{2} i_{1} i_{0}$ | i $\cdot \mathrm{B}$ |  | $1 / 1$ |
| Load Memory from Immediate | LMID i, d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \quad \cdots$ |  | 2/2 |
| Load Memory from Immediate, Increment $Y$ | LMIIY i |  | $i \rightarrow M, Y+1 \rightarrow Y$ | NZ | 1/1 |

Table 28. Register-to-Register Instructions
$\left.\begin{array}{lllllllllllll}\text { Wperation } & \text { Mnemonic } & \text { Operation } & \text { Code } & & & \text { Function } & \text { Status } \\ \text { Cycles }\end{array}\right]$

Note: An operand is automatically provided for the second word of LAW and LWA instruction by assembler.

Table 29. RAM Address Instructions

| Operation | Mnemonic | Operation | Code |  | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load W from Immediate | LWI i | 00011 | 110 | $0 \mathrm{i}_{1}$ io | $i \rightarrow W$ |  | 1/1 |
| Load X from Immediate | LXI ${ }^{\text {i }}$ | 1000 | $1 \mathrm{O}_{3}$ | $i_{2} \quad i_{1} i_{0}$ | i $\cdot \mathrm{X}$ |  | 1/1 |
| Load Y from Immediate | LYI i | 1000 | $011 i_{3}$ | $i_{2} \quad i_{1}$ io | $i \rightarrow Y$ |  | 1/1 |
| Load W from A | LWA | $\begin{array}{llll} 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 \end{array}$ | $\begin{array}{lll} 0 & 1 & 0 \\ 0 & 0 & 0 \end{array}$ | $\begin{array}{lll} 0 & 0 & 0 \\ 0 & 0 & 0 \end{array}$ | $A \cdot W$ |  | $2 / 2$ <br> (Note) |
| Load $X$ from $A$ | LXA | $\begin{array}{llll}0 & 0 & 1 & 1\end{array}$ | 101 | 000 | $A \cdot X$ |  | 1/1 |
| Load $Y$ from $A$ | LYA | 00011 | $0 \quad 11$ | 000 | $A \cdot Y$ |  | 1/1 |
| Increment $Y$ | IY | 00001 | $0 \quad 1 \begin{array}{lll}0 & 1\end{array}$ | 100 | $Y+1 \cdots Y$ | NZ | 1/1 |
| Decrement $Y$ | DY | $\begin{array}{llll}0 & 0 & 1 & 1\end{array}$ | $\begin{array}{llll}0 & 1 & 1\end{array}$ | 111 | $Y-1 \cdot Y$ | NB | 1/1 |
| Add $A$ to Y | AYY | 00001 | 010 | 100 | $Y+A \cdot Y$ | OVF | 1/1 |
| Subtract A from $Y$ | SYY | $\begin{array}{llll}0 & 0 & 1 & 1\end{array}$ | 010 | 100 | $Y-A \cdot Y$ | NB | 1/1 |
| Exchange $X$ and SPX | XSPX | 0000 | 000 | 001 | $X \sim S P X$ |  | 1/1 |
| Exchange $Y$ and SPY | XSPY | 0000 | 000 | 010 | $Y \rightarrow$ SPY |  | 1/1 |
| Exchange $X$ and SPX, $Y$ and SPY | XSPXY | 0000 | 000 | 011 | $X \rightarrow S P X, Y \rightarrow S P Y$ |  | 1/1 |

Note: An operand is automatically provided for the second word of LAW and LWA instruction by the assembler.

Table 30. RAM-Register Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Memory | $\operatorname{LAM}(X Y)$ | $00010001000 y x$ | $\begin{aligned} & M \rightarrow A, \\ & (X \mapsto S P X, Y \mapsto S P Y) \end{aligned}$ |  | 1/1 |
| Load A from Memory | LAMD d | $\begin{array}{llllllllll}0 & 1 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $M \rightarrow A$ |  | 2/2 |
| Load B from Memory | LBM ( $X Y$ ) | $00010000 y x$ | $\begin{aligned} & M \rightarrow B, \\ & (X \rightarrow S P X, Y \rightarrow S P Y) \end{aligned}$ |  | 1/1 |
| Load Memory from A | LMA( $X Y$ ) | $000100010018 y$ | $\begin{aligned} & A \rightarrow M, \\ & (X \mapsto S P X, Y \mapsto S P Y) \end{aligned}$ |  | 1/1 |
| Load Memory from A | LMAD d | $\begin{array}{llllllllll}0 & 1 & 1 & 0 & 0 & 1 & 0 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \rightarrow M$ |  | 2/2 |
| Load Memory from A, Increment Y | $\operatorname{LMAIY}(X)$ | $00000100100000 x$ | $\begin{aligned} & A \rightarrow M, Y+1 \rightarrow Y \\ & (X \mapsto S P X) \end{aligned}$ | NZ | 1/1 |
| Load Memory from A, Decrement $Y$ | LMADY(X) | $\begin{array}{lllllllllll}0 & 0 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & x\end{array}$ | $\begin{aligned} & A \rightarrow M, Y-1 \rightarrow Y \\ & (X \rightarrow S P X) \end{aligned}$ | NB | 1/1 |
| Exchange Memory and A | XMA(XY) | $0010000000 y x$ | $\begin{aligned} & M \mapsto A, \\ & (X \mapsto S P X, Y \mapsto S P Y) \end{aligned}$ | - | 1/1 |
| Exchange Memory and $A$ | XMAD d | 011100000000 $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $M \mapsto A$ |  | $2 / 2$ |
| Exchange Memory and B | $X M B(X Y)$ | $00011000000 y$ | $\begin{aligned} & M \mapsto B, \\ & (X \mapsto S P X, Y \mapsto S P Y) \end{aligned}$ |  | 1/1 |

Note: $(X Y)$ and $(X)$ have the following meaning:
(1) The instructions with (XY) have 4 mnemonics and 4 object codes for each (example of LAM (XY) is given below).
The op-code $X$ or $Y$ is assembled as follows:

| Mnemonic | $\mathbf{Y}$ | $\mathbf{X}$ | Function |
| :--- | :--- | :--- | :--- |
| LAM | 0 | 0 |  |
| LAMX | 0 | 1 | $X \mapsto S P X$ |
| LAMY | 1 | 0 | $Y \mapsto S P Y$ |
| LAMXY | 1 | 1 | $X \mapsto S P X, Y \mapsto S P Y$ |

(2) The instructions with ( $X$ ) have 2 mnemonics and 2 object codes for each (example of $\operatorname{LMAIY}(X)$ is given below).
The op-code $X$ is assembled as follows:

| Mnemonic | $\mathbf{X}$ | Function |
| :--- | :--- | :--- |
| LMAIY | 0 |  |
| LMAIYX | 1 | $X-$ SPX |

## Table 31. Arithmetic Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Add Immediate to A | Ali |  | $A+i \rightarrow A$ | OVF | 1/1 |
| Increment B | IB | 000001000011000 | $B+1 \rightarrow B$ | NZ | 1/1 |
| Decrement B | DB | $\begin{array}{llllllllll}0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1\end{array}$ | $B-1 \cdot B$ | NB | 1/1 |
| Decimal Adjust for Addition | DAA | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & 1 & 0\end{array}$ |  |  | 1/1 |
| Decimal Adjust for Subtraction | DAS |  |  |  | 1/1 |
| Negate A | NEGA | 0000011100000000 | $\overline{\mathrm{A}}+1 \rightarrow \mathrm{~A}$ |  | 1/1 |
| Complement B | COMB | $\begin{array}{llllllllll}0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$ | $\bar{B} \rightarrow B$ |  | 1/1 |
| Rotate Right A with Carry | ROTR | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0\end{array}$ |  |  | 1/1 |
| Rotate Left A with Carry | ROTL | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 1\end{array}$ |  |  | 1/1 |
| Set Carry | SEC | $\begin{array}{llllllllll}0 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & 1 & 1\end{array}$ | $1 \cdot \mathrm{CA}$ |  | 1/1 |
| Reset Carry | REC | $\begin{array}{llllllllll}0 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0\end{array}$ | $0 \rightarrow C A$ |  | 1/1 |
| Test Carry | TC | $\begin{array}{llllllllll}0 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 1\end{array}$ |  | CA | 1/1 |
| Add A to Memory | AM | 0000000000100000 | $M+A \cdots A$ | OVF | 1/1 |
| Add A to Memory | AMD d | $\begin{array}{cccccccccc} 0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ | $M+A \rightarrow A$ | OVF | 2/2 |
| Add A to Memory with Carry | AMC | 000000001110000 | $\begin{aligned} & M+A+C A \rightarrow A \\ & O V F \rightarrow C A \end{aligned}$ | OVF | 1/1 |
| Add A to Memory with Carry | AMCD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0\end{array}$ <br> $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $\begin{aligned} & M+A+C A \rightarrow A \\ & O V F \rightarrow C A \end{aligned}$ | OVF | 2/2 |
| Subtract A from Memory with Carry | SMC | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 0\end{array}$ | $\begin{aligned} & M-A-\overline{C A} \rightarrow A \\ & N B \rightarrow C A \end{aligned}$ | NB | 1/1 |
| Subtract A from Memory with Carry | SMCD d | $\begin{array}{llllllllll}0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $\begin{aligned} & M-A-\overline{C A} \rightarrow A \\ & N B \rightarrow C A \end{aligned}$ | NB | 2/2 |
| OR A and B | OR | $\begin{array}{lllllllllll}0 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ | $A \cup B \rightarrow A$ |  | 1/1 |
| AND Memory with A | ANM | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & 0\end{array}$ | $A \cap M \rightarrow A$ | NZ | 1/1 |
| AND Memory with A | ANMD d | $\begin{array}{llllllllll}0 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \cap M \rightarrow A$ | NZ | 2/2 |
| OR Memory with A | ORM | $\begin{array}{llllllllll}0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0\end{array}$ | $A \cup M \rightarrow A$ | NZ | 1/1 |
| OR Memory with A | ORMD d | $\begin{array}{cccccccccc} 0 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ | $A \cup M \rightarrow A$ | NZ | 2/2 |
| EOR Memory with A | EORM | $\begin{array}{lllllllllll}0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 0\end{array}$ | $A \oplus M \rightarrow A$ | NZ | 1/1 |
| EOR Memory with A | EORMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \oplus M \rightarrow A$ | NZ | 2/2 |

## Note: $\cap$ : Logical AND

$U$ : Logical OR
$\oplus$ : Exclusive OR

## Table 32. Compare Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Immediate Not Equal to Memory | INEM i |  | $i \neq M$ | NZ | 1/1 |
| Immediate Not Equal to Memory | INEMD i,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \neq M$ | NZ | 2/2 |
| A Not Equal to Memory | ANEM | 000000000100 | $A \neq M$ | NZ | 1/1 |
| A Not Equal to Memory | AMEMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \neq M$ | NZ | 2/2 |
| B Not Equal to Memory | BNEM | 00000100000100 | $B \neq M$ | NZ | 1/1 |
| Y Not Equal to Immediate | YNEI i |  | $Y \neq i$ | NZ | 1/1 |
| Immediate Less or Equal to Memory | ILEM i |  | $i \leqq M$ | NB | 1/1 |
| Immediate Less or Equal to Memory | ILEMD i, d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \leqq M$ | NB | 2/2 |
| A Less or Equal to Memory | ALEM | 0000000011001000 | $A \leqq M$ | NB | 1/1 |
| A Less or Equal to Memory | ALEMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \leqq M$ | NB | 2/2 |
| B Less or Equal to Memory | BLEM | $\begin{array}{llllllllll}0 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ | $B \leqq M$ | NB | 1/1 |
| A Less or Equal to Immediate | ALEI ${ }^{\text {i }}$ |  | $A \leq i$ | NB | 1/1 |

Table 33. RAM Bit Manipulation Instructions
$\left.\begin{array}{lllllllllllll}\text { Operation } & \text { Mnemonic } & \text { Operation Code } & & \begin{array}{l}\text { Words/ } \\ \text { Cycles }\end{array} \\ \hline \text { Set Memory Bit } & \text { SEM } n & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 & n_{1} & n_{0} & 1\end{array}\right)$

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Branch on Status 1 | BR b | $11 b_{7} b_{6} b_{5} b_{4} b_{3} b_{2} b_{1} b_{0}$ |  | 1 | 1/1 |
| Long Branch on Status 1 | BRL u | $\begin{array}{llllllll}0 & 1 & 0 & 1 & 1 & 1 & p_{3} & p_{2}\end{array} p_{1} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Long Jump Unconditionally | JMPL u | $\begin{array}{llllllll}0 & 1 & 0 & 1 & 0 & 1 & p_{3} p_{2} p_{1} p_{0}\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  |  | 2/2 |
| Subroutine Jump on Status 1 | CAL a |  |  | 1 | 1/2 |
| Long Subroutine Jump on Status 1 | CALL u | $\begin{array}{llllllll}0 & 1 & 0 & 1 & 1 & 0 & p_{3} & p_{2}\end{array} p_{1} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Table Branch | TBR p |  |  |  | 1/1 |
| Return from Subroutine | RTN | 0000010000 |  |  | 1/3 |
| Return from Interrupt | RTNI | 000000100001 | $1 \rightarrow 1 / E$ <br> CA Restore | ST | 1/3 |



| Table 36. Operation | struction Mnemonic | Operation Code |  |  |  |  |  |  | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No Operation | NOP | 000 | 0 | 0 | 0 | 0 | 0 | 0 |  |  | 1/1 |
| Start Serial | STS | 010 | 1 | 0 | 0 | 1 | 0 | 0 |  |  | 1/1 |
| Standby Mode | SBY | 010 | 1 | 0 | 0 | 1 | 1 | 0 |  |  | 1/1 |
| Stop Mode | STOP | 010 | 1 | 0 | 0 | 1 | 1 | 0 |  |  | 1/1 |

Table 37. Opcode Map



## Absolute Maximum Ratings

|  | Symbol | Value | Unit | Note |
| :--- | :--- | :--- | :--- | :--- |
| Supply voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 | V |  |
| Programming voltage | $\mathrm{V}_{\mathrm{PP}}$ | -0.3 to +14.0 | V | 2 |
| Pin voltage | $\mathrm{V}_{\mathrm{T}}$ | -0.3 to $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
|  |  | -0.3 to +15.0 | V | 3 |
| Total allowance of input currents | $\Sigma \mathrm{I}_{0}$ | 100 | mA | 4 |
| Total allowance of output currents | $-\Sigma \mathrm{I}_{0}$ | 50 | mA | 5 |
| Maximum input current | $\mathrm{I}_{0}$ | 4 | mA | 6,7 |
|  |  | 6 | mA | 6,8 |
| Maximum output current | 30 | mA | 6,9 |  |
| Operating temperature | $-\mathrm{I}_{0}$ | 4 | mA | 10,11 |
| Storage temperature | $\mathrm{T}_{\text {opr }}$ | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature (when bias) | $\mathrm{T}_{\text {bias }}$ | -25 to +80 | ${ }^{\circ} \mathrm{C}$ |  |

Notes: 1. Permanent damage may occur if "Absolute Maximum Ratings" are exceeded. Normal operation should be under the conditions of "Electrical Characteristics". If these conditions are exceeded, it may cause the LSI to malfunction or affect the reliability of LSI.
2. Applies to RA $\mathrm{R}_{0}\left(\mathrm{~V}_{\mathrm{PP}}\right.$ ) of HD4074418 and HD4074408.
3. Applies to the high-voltage pins (R8, R9) of HD4074408.
4. Total allowance of input currents is the total sum of input current which flow in from all I/ O pins to GND simultaneously.
5. Total allowance of output currents is the total sum of the output current which flow out from $V_{c c}$ to all I/O pins simultaneously.
6. Maximum input current is the maximum amount of input current from each $1 / O$ pin to GND.
7. Applies to RO to R6.
8. Applies to R8 to RA.
9. Applies to $D_{0}$ to $D_{15}$.
10. Maximum output current is the maximum amount of output current from $V_{c c}$ to each $I / O$ pin.
11. Applies to $D_{0}-D_{15}, R 0-R 6, R 8$, and R9 of HD404418 and HD4074418, or $D_{0}-D_{15}, R O-$ R6 of the HD4074408.
12. Applies to HD4074418 and HD4074408.

## Electrical Characteristics

```
DC Characteristics ( \(V_{c c}=4.5\) to 5.5 V , GND \(=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20{ }^{\circ} \mathrm{C}\) to \(+75{ }^{\circ} \mathrm{C}\), unless
otherwise specified)
```

| Item | Symbol Pin Name |  | Value |  |  | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |  |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | RESET, | $0.85 V_{\text {cc }}$ |  | $V_{C C}+0.3$ | V |  |  |
|  |  | $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}$, $\mathrm{INT}_{2}, \mathrm{INT}_{3}$, $\mathrm{INT}_{4}, \mathrm{INT}_{5}$, $\overline{\mathrm{SCK}}_{1}, \overline{\mathrm{SCK}}_{2}$, | 0.8 V cc |  | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |  |
|  |  | $\mathrm{Tl}_{1}, \mathrm{Tl}_{2}$ | 0.8 VCC |  | $V_{c c}+0.3$ | V |  |  |
|  |  | $\mathrm{SI}_{1}, \mathrm{Sl}_{2}$ | 0.8 VCC |  | $V_{C C}+0.3$ | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | $V_{\text {CC }}-0.5$ |  | $V_{C C}+0.3$ | V | External Clock Operation |  |
| Input low voltage | VIL | RESET, | -0.3 |  | 0.15 V cc | V |  |  |
|  |  | $\overline{\mathrm{INT}}_{\mathrm{O}}, \overline{\mathrm{INT}}_{1}$, $\mathrm{INT}_{2}, \mathrm{INT}_{3}$, $\mathrm{INT}_{4}, \mathrm{INT}_{5}$, $\overline{\mathrm{SCK}}_{1}, \overline{\mathrm{SCK}}_{2}$, | -0.3 |  | 0.2 Vcc | V |  |  |
|  |  | $\mathrm{Tl}_{1}, \mathrm{Tl}_{2}$ | -0.3 |  | 0.2 VCC | V |  |  |
|  |  | $\mathrm{SI}_{1}, \mathrm{Sl}_{2}$ | -0.3 |  | 0.2 Vcc | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | -0.3 |  | 0.5 | V | External Clock Operation |  |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \overline{\mathrm{SCK}}_{1}, \mathrm{SO}_{1}, \\ & \mathrm{SCK}_{2}, \mathrm{SO}_{2}, \\ & \mathrm{TO}_{1}, \mathrm{TO}_{2}, \\ & \mathrm{TO}_{3} \end{aligned}$ | $\frac{V_{c C}-1.0}{V_{C C}-0.3}$ |  |  | V V | $\begin{aligned} -\mathrm{I}_{\mathrm{OH}} & =1.0 \mathrm{~mA} \\ -I_{\mathrm{OH}} & =0.01 \mathrm{~mA} \end{aligned}$ |  |
| Output low voltage | VoL | $\begin{aligned} & \overline{\mathrm{SCK}}_{1}, \mathrm{SO}_{1}, \\ & \mathrm{SCK}_{2}, \mathrm{SO}_{2}, \\ & \mathrm{TO}_{1}, \mathrm{TO}_{2}, \\ & \mathrm{TO}_{3} \end{aligned}$ |  |  | 0.4 | V | $\mathrm{loL}^{\text {a }}=1.6 \mathrm{~mA}$ |  |
| Input/output leakage current | $\left\|I_{\text {LL }}\right\|$ | RESET, OSC ${ }_{1}$, <br> $\mathrm{INT}_{0}, \mathrm{INT}_{1}$, <br> $\mathrm{INT}_{2}, \mathrm{INT}_{3}$, <br> $\mathrm{INT}_{4}, \mathrm{INT}_{5}$, <br> $\mathrm{TI}_{1}, \mathrm{Tl}_{2}$, <br> $\overline{\mathrm{SCK}}_{1}, \mathrm{SI}_{1}$, <br> $\mathrm{SCK}_{2}, \mathrm{SI}_{2}$ |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{Cc}}$ | 1 |
| Current dissipation in active mode | Icc | $\mathrm{V}_{\text {cc }}$ |  | 4 | 8 | mA | $V_{C C}=5 \mathrm{~V}$ <br> R7 digital input mode $\mathrm{f}_{\mathrm{osc}}=8 \mathrm{MHz}$ | 2, 5 |
|  | $I_{\text {CMP }}$ |  |  | 7 | 12 | mA | $V_{C c}=5 \mathrm{~V}$ <br> R7 analog input mode $\mathrm{f}_{\mathrm{osc}}=8 \mathrm{MHz}$ | 3 |
| Current dissipation in standby mode | $\mathrm{I}_{\text {SBY }}$ | VCC |  | 2 | 4 | mA | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{f}_{\text {osc }}=8 \mathrm{MHz}$ | 4, 5 |
| Current dissipation in stop mode | $\mathrm{I}_{\text {stop }}$ | $\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {in }}(\overline{T E S T})=V_{c c} \text { to } V_{c c}-0.3 \mathrm{~V} \\ & V_{\text {in }}(\text { RESET })=0 \text { to } 0.3 \mathrm{~V} \end{aligned}$ |  |
| Stop mode retain voltage | $V_{\text {stop }}$. | $\mathrm{V}_{\mathrm{CC}}$ | 2 |  |  | V |  |  |

## HD404418/HD4074418/HD4074408

Notes: 1. Pull-up MOS and output buffer current are excluded.
2. The MCU is in the reset state. The input/output current does not flow. Test Conditions:

MCU state: $\quad$ Reset state
Pin state: $\quad$ RESET, TEST $\cdots V_{c c}$
3. The source power when I/O current does not flow with all pins of R7 in the analog input mode.
Test condition: $\bullet \mathrm{V}_{\text {ref }}, \mathrm{R} 7_{0}-\mathrm{R} 7_{3} \cdots \mathrm{GND}$
4. The timer operates with the fastest clock and input/output current does not flow. Test Conditions: MCU state: - Standby Mode

- Input/Output: Reset state
- Timer: $\div 2$ prescaler divide ratio
- Serial Interface: Stop

Pin state

- RESET...GND
- TEST $\cdots V_{C C}$
- $D_{0}-D_{15}, R O-R A \cdots V_{C C}$

5. When $\mathrm{f}_{\text {osc }}=x[\mathrm{MHz}]$, the current dissipation in operation mode and standby mode are estimated as follows:
max. value $\left(\mathrm{f}_{\text {osc }}=x[\mathrm{MHz}]\right)=\frac{x}{8} \times \max . \operatorname{value}\left(\mathrm{f}_{\text {osc }}=8\right)$
When $f_{\text {osc }}$ is less than $1[\mathrm{MHz}]$, current dissipation is sometimes more than estimated.

## Input/Output Characteristics for Standard Pin

( $\mathrm{V}_{\mathrm{CC}}=4.5$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise specified.)

| Item | Symbol Pin Name |  | Value |  |  | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |  |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | RO-RA | 0.7 V cc |  | $V_{C C}+0.3$ | V |  | 1 |
| Input low voltage | $V_{\text {IL }}$ | RO-RA | -0.3 |  | 0.3 V cc | V |  | 1 |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | RO-R6, R8, R9 | $V_{C C}-1.0$ |  |  | V | $-\mathrm{l}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ | 1 |
|  |  | RO-R6, R8, R9 | $V_{C C}-0.3$ |  |  | V | $-^{\text {OH }}=0.01 \mathrm{~mA}$ | 1 |
| Output low voltage | VoL | RO-R6, R8-RA |  |  | 0.4 | $\checkmark$ | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ | 1 |
| Input/output leakage current | \| 12 | |  |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | 2,3 |
|  |  |  |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {cc }}$ | 2,4 |
| Pull-up MOS current | - Ip | RO-R6 | 15 |  | 120 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\text {in }}=0 \mathrm{~V}$ | 5 |
| Input high voltage | VIHA | R7(Analog compare mode) | $\mathrm{V}_{\text {ref }}+0.1$ |  | $\mathrm{V}_{C C}-1.2$ | V |  |  |
| Input low voltage | VILA | R7(Analog compare mode) | 0 |  | $\mathrm{V}_{\text {ref }}-0.1$ | V |  |  |
| Analog input reference voltage scope | $V_{\text {ref }}$ | $V_{\text {ref }}$ | 0 |  | $V_{C C}-1.2$ | V |  |  |

Notes: 1. Does not apply to R8, R9 of the HD4074408.
2. Pull-up MOS and output buffer current is excluded.
3. Applies to RO-RA of the HD404418, RO-R9 and RA ${ }_{1}$ of the HD4074418, RO-R7 and RA $1_{1}$ of the HD4074408.
4. Applies to RAo of the HD4074418, HD4074408.
5. Applies to HD404418 pins which were specified as with pull-up MOS via mask option.

## Input/Output Characteristics for High-Current Pins

( $\mathrm{V}_{\mathrm{cc}}=4.5$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise specified)

| Item | Symbol | Pin Name | Value |  |  | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |  |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{D}_{0}-\mathrm{D}_{15}$ | $0.7 \mathrm{~V}_{\mathrm{cc}}$ |  | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |  |
| Input low voltage | VIL | $\mathrm{D}_{0}-\mathrm{D}_{15}$ | -0.3 |  | 0.3 V cc | V |  |  |
| Output high voltage | VOH | $\mathrm{D}_{0}-\mathrm{D}_{15}$ | $V_{C C}-1.0$ |  |  | $\checkmark$ | $-\mathrm{IOH}=1.0 \mathrm{~mA}$ |  |
|  |  | $\mathrm{D}_{0}-\mathrm{D}_{15}$ | $V_{C C}-0.3$ |  |  | V | $-\mathrm{l}_{\mathrm{OH}}=0.01 \mathrm{~mA}$ |  |
| Output low voltage | Vol | $\mathrm{D}_{0}-\mathrm{D}_{15}$ |  |  | 1.5 | V | $\mathrm{loL}^{\text {a }} 10 \mathrm{~mA}$ |  |
| Input/output leakage current | $\left\|l_{\text {LI }}\right\|$ | $\mathrm{D}_{0}-\mathrm{D}_{15}$ |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}-\mathrm{V}_{\mathrm{cc}}$ | 1 |
| Pull up MOS current | - Ip | $\mathrm{D}_{0}-\mathrm{D}_{15}$ | 15 |  | 120 | $\mu \mathrm{A}$ | $V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\text {in }}=0 \mathrm{~V}$ |  |

Notes: 1. Pull-up MOS and output buffer current are excluded.
2. Applies to HD404418 pins which are specified as with pull-up MOS via mask option.

Input/Output Characteristics for High-Voltage Pins

$$
\left(\mathrm{V}_{\mathrm{CC}}=4.5 \text { to } 5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C}, \text { unless otherwise noted }\right)
$$

| Item | Symbol | Pin Name | Value |  |  | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |  |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | R8, R9 | 0.7 Vcc . |  | 12.8 | V |  | 1 |
| Input low voltage | VIL | R8, R9 | -0.3 |  | 0.3 V cc | V |  | 1 |
| Output high voltage | V OH | R8, R9 | 11 |  |  | V | $7.5 \mathrm{k} \Omega$ to 12 V | 1 |
| Output low voltage | VoL | R8, R9 |  |  | 0.4 | $V$ | $\mathrm{loL}^{\text {a }}=1.6 \mathrm{~mA}$ | 1 |
| Input/output leakage current | $\left\|I_{12}\right\|$ | R8, R9 |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}-12.8 \mathrm{~V}$ | 1 |

Note: 1. Applies to the HD4074408.

AC Characteristics
$\left(\mathrm{V}_{\mathrm{CC}}=4.5\right.$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise specified)

| Items |  | Symbol | Pin Name | Value |  |  | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |  |
|  | Oscillation frequency | $\mathrm{f}_{\text {osc }}$ | OSC $_{1}$, OSC $_{2}$ | 0.4 | 8 | 9.0 | MHz |  |  |
|  | Instruction cycle time | $\mathrm{t}_{\text {cyc }}$ |  | 0.89 | 1 | 20 | $\mu \mathrm{S}$ |  |  |
|  | Oscillator stabilization time | $\mathrm{t}_{\mathrm{RC}}$ | OSC $_{1}$, OSC $_{2}$ |  |  | 20 | ms |  | 1 |
|  | External clock frequency | $\mathrm{f}_{\mathrm{CP}}$ | OSC ${ }_{1}$ | 0.4 |  | 9.0 | M Hz |  | 2 |
|  | External clock high level width | $\mathrm{t}_{\text {CPH }}$ | OSC ${ }_{1}$ | 41 |  |  | ns |  | 2 |
|  | External clock low level width | $t_{\text {cPL }}$ | $\mathrm{osC}_{1}$ | 41 |  |  | ns |  | 2 |
|  | External clock rise time | $\mathrm{tcPr}^{\text {r }}$ | osc ${ }_{1}$ |  |  | 20 | ns |  | 2 |
|  | External clock fall time | ${ }_{\text {tcpf }}$ | $\mathrm{osc}_{1}$ |  |  | 20 | ns |  | 2 |
|  | Instruction cycle time | $\mathrm{t}_{\mathrm{cyc}}$ |  | 0.89 |  | 20 | $\mu \mathrm{S}$ |  | 2 |


| External interrupt signal high level width | $\mathrm{t}_{\mathrm{IH}}$ | $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}$, <br> $\mathrm{INT}_{2}, \mathrm{INT}_{3}$, <br> $\overline{\mathrm{INT}}_{4}, \mathrm{INT}_{5}$ |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| External interrupt signal low level width | $\mathrm{t}_{\mathrm{IL}}$ | $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}$, <br> $\mathrm{INT}_{2}, \mathrm{INT}_{3}$, <br> $\overline{\mathrm{NT}}_{4}, \mathrm{INT}_{5}$ | 2 |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 3 |
| Timer input high level width | $\mathrm{t}_{\text {TH }}$ | $\mathrm{TH}_{1}, \mathrm{Tl}_{2}$ | 2 |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 3 |
| Timer input low level width | $\mathrm{t}_{\mathrm{T}}$ | $\mathrm{TH}_{1}, \mathrm{Tl}_{2}$ | 2 |  | $\mathrm{t}_{\text {cyc }}$ |  | 3 |
| RESET high level width | $\mathrm{t}_{\text {RSTH }}$ | RESET | 3 |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 4 |
| Input capacitance | $\mathrm{C}_{\text {in }}$ |  |  | 70 | pF | $f=1 \mathrm{MHz}, \mathrm{V}_{\text {in }}=0 \mathrm{~V}$ | 5 |
|  |  |  |  | 15 | pF | $f=1 \mathrm{MHz}, \mathrm{V}_{\text {in }}=0 \mathrm{~V}$ | 6 |
| RESET fall time | $\mathrm{t}_{\text {RSTf }}$ |  |  | 20 | ms |  | 4 |
| Analog comparator stabilization time | $\mathrm{t}_{\text {CSTB }}$ | R7 (In analog input mode) |  | 2 | $\mathrm{t}_{\mathrm{cyc}}$ |  | 7 |

Notes: 1. Oscillator stabilization time is the time until the oscillator stabilizes after $\mathrm{V}_{\mathrm{cc}}$ reaches 4.5 V at power-on, or after RESET input level goes high after resetting to leave the stop mode. When using crystal or ceramic filter oscillator, please check the crystal oscillator stabilization time, since it depends on the circuit constant and stray capacitance.
2. See figure 37 .
3. See figure 38.
4. See figure 39.
5. Applies to RA $A_{0}$ of HD4074418, HD4074408.
6. Applies to all input pins of HD4O4418 and input pins except for RA0 of HD4074418, HD4074408.
7. Analog comparator stabilization time is the time until the analog comparator stabilizes to read precise data after R7 goes into the analog input mode.

## Serial Interface Timing Characteristics

$\left(\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%, G N D=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}\right.$ to $+75^{\circ} \mathrm{C}$, unless otherwise specified) At Transfer Clock Output

| Item | Symbol | Pin Name | Value |  |  | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |  |
| Transfer clock cycle time | ${ }_{\text {tscyc }}$ | $\overline{\mathrm{SCK}}_{1}, \overline{\mathrm{SCK}}_{2}$ | 1 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 1, 2 |
| Transfer clock high level width | tsckn | $\overline{\mathrm{SCK}}_{1}, \overline{\mathrm{SCK}}_{2}$ | 0.5 |  |  | $\mathrm{tscyc}^{\text {c }}$ |  | 1, 2 |
| Transfer clock low level width | tscki | $\overline{\mathrm{SCK}}_{1}, \overline{\mathrm{SCK}}_{2}$ | 0.5 |  |  | ${ }_{\text {tscyc }}$ |  | 1, 2 |
| Transfer clock rise time | tsckr | $\overline{\mathrm{SCK}}_{1}, \overline{\mathrm{SCK}}_{2}$ |  |  | 100 | ns |  | 1, 2 |
| Transfer clock fall time | tsckf | $\overline{\mathrm{SCK}}_{1}, \overline{\mathrm{SCK}}_{2}$ |  |  | 100 | ns |  | 1, 2 |
| Serial output data delay time | toso | $\mathrm{SO}_{1}, \mathrm{SO}_{2}$ |  |  | 250 | ns |  | 1, 2 |
| Serial input data set-up time | tssi | $\mathrm{SI}_{1}, \mathrm{SI}_{2}$ | 300 |  |  | ns |  | 1 |
| Serial input data hold time | $\mathrm{t}_{\mathrm{HS}}$ | $\mathrm{SI}_{1}, \mathrm{SI}_{2}$ | 150 |  |  | ns |  | 1 |

## At Transfer Clock Input

| Item | Symbol | Pin Name | Value |  |  | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |  |
| Transfer clock cycle time | ${ }_{\text {tscyc }}$ | $\overline{\mathrm{SCK}}_{1}, \overline{\mathrm{SCK}}_{2}$ | 1 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 1 |
| Transfer clock high level width | tsckn | $\overline{\mathrm{SCK}}_{1}, \overline{\mathrm{SCK}}_{2}$ | 0.5 |  |  | ${ }_{\text {tscyc }}$ |  | 1 |
| Transfer clock low level width | tscki | $\overline{\mathrm{SCK}}_{1}, \overline{\mathrm{SCK}}_{2}$ | 0.5 |  |  | tscyc |  | 1 |
| Transfer clock rise time | tsCK | $\overline{\mathrm{SCK}}_{1}, \overline{\mathrm{SCK}}_{2}$ |  |  | 100 | ns |  | 1 |
| Transfer clock fall time | tsckf | $\overline{\mathrm{SCK}}_{1}, \overline{\mathrm{SCK}}_{2}$ |  |  | 100 | ns |  | 1 |
| Serial output data delay time | toso | $\mathrm{SO}_{1}, \mathrm{SO}_{2}$ |  |  | 250 | ns |  | 1, 2 |
| Serial input data set-up time | $\mathrm{tssi}^{\text {d }}$ | $\mathrm{SI}_{1}, \mathrm{SI}_{2}$ | 300 |  |  | ns |  | 1 |
| Serial input data hold time | $\mathrm{t}_{\mathrm{HSI}}$ | $\mathrm{SI}_{1}, \mathrm{SI}_{2}$ | 150 |  |  | ns |  | 1 |

Notes: 1. See figure 40.
2. See figure 41.


Figure 37. External Clock Timing
$\overline{\mathrm{NT}_{0}}, \overline{\mathrm{NT}_{1}}$,
$\mathrm{INT}_{2}, \mathrm{INT}_{3}$,
 $\mathrm{INT}_{4}, \mathrm{NNT}_{5}$
$\overline{\mathrm{TI}_{1}}, \quad \mathrm{TI}_{2}$

Figure 38. Interrupt and Timer Input Timing


Figure 39. Reset Timing


* $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$ and 0.8 V are the threshold voltages for transfer clock output. $0.8 \mathrm{~V}_{c c}$ and $0.2 \mathrm{~V}_{\mathrm{cc}}$ are the threshold voltages for transfer clock input.

Figure 40. Timing Diagram of Serial Interface


Figure 41. Timing Load Circuit

## Programming Electrical Characteristics

DC Characteristics
$\left(V_{C C}=6 \mathrm{~V} \pm 0.25 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{PP}}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right.$, unless otherwise noted.)

| Item |  | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}, \mathrm{~A}_{0}-\mathrm{A}_{14}, \overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ | $\mathrm{V}_{\text {IH }}$ | 2.2 |  | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
| Input low voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}, \mathrm{~A}_{0}-\mathrm{A}_{14}, \overline{O E}, \overline{C E}$ | $\mathrm{V}_{\text {IL }}$ | -0.3 |  | 0.8 | V |  |
| Output high voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  |  | V | $\mathrm{IOH}=-200 \mu \mathrm{~A}$ |
| Output low voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}$ | Vol |  |  | 0.4 | V | $\mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |
| Input leakage current | $\mathrm{O}_{0}-\mathrm{O}_{7}, \mathrm{~A}_{0}-\mathrm{A}_{14}, \overline{O E}, \overline{C E}$ | $\mid \mathrm{lu}$ \| |  |  | 2 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=5.25 \mathrm{~V} / 0.5 \mathrm{~V}$ |
| $\mathrm{V}_{\text {CC }}$ current |  | Icc |  |  | 30 | mA |  |
| VPP current |  | Ipp |  |  | 40 | mA |  |

## AC Characteristics

| ( $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$, unless otherwise noted.) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Item | Symbol | Min | Typ | Max | Unit | Test Conditions |
| Address set-up time | $\mathrm{t}_{\text {AS }}$ | 2 |  | $\mu \mathrm{s}$ |  | Figure 42(Note) |
| $\overline{\text { OE }}$ set-up time | toes | 2 |  | $\mu \mathrm{S}$ |  |  |
| Data set-up time | $t_{\text {DS }}$ | 2 |  | $\mu \mathrm{s}$ |  |  |
| Address hold time | $\mathrm{t}_{\text {AH }}$ | 0 |  | $\mu \mathrm{S}$ |  |  |
| Data hold time | $t_{\text {DH }}$ | 2 |  | $\mu \mathrm{S}$ |  |  |
| Output disable delay time | $\mathrm{t}_{\mathrm{DF}}$ |  |  | 130 | ns |  |
| $V_{\text {PP }}$ set-up time | tVPS | 2 |  |  | $\mu \mathrm{S}$ |  |
| Program pulse width | tpw | 0.95 | 1.0 | 1.05 | ms |  |
| $\overline{\mathrm{CE}}$ pulse width when overprogramming | topw | 2.85 |  | 78.75 | ms |  |
| $\mathrm{V}_{\text {Cc }}$ set-up time | tvcs | 2 |  |  | $\mu \mathrm{s}$ |  |
| Data output delay time | toe | 0 |  | 500 | ns |  |

Note: Input pulse level: 0.8 to 2.2 V
Input rising/falling time $\leqq 20 \mathrm{~ns}$
Timing reference level $\left\{\begin{array}{l}\text { input: } 1.0 \mathrm{~V}, 2.0 \mathrm{~V} \\ \text { output }: 0.8 \mathrm{~V}, 2.0 \mathrm{~V}\end{array}\right.$


Figure 42. PROM Program/Verify Timing

## Differences between HD404418 and HD4074418 (HD4074408)

| Item | HD4074418 (ZTAT) HD4074408 (ZTAT) | HD404418 (Mask ROM) |
| :---: | :---: | :---: |
| Input/Output Leakage Current | $R A_{0} / V_{\mathrm{PP}}$ $10 \mu \mathrm{~A} \max$ <br> Other standard pins $1 \mu \mathrm{~A} \max$ | All standard pins $\quad 1 \mu \mathrm{~A}$ max |
| Input Pin Capacitance | $\mathrm{RA} \mathrm{A}_{0} / \mathrm{VPP}_{\mathrm{PP}}$ $70 \mathrm{pF} \max$ <br> Other pins $15 \mathrm{pF} \max$ | All pins $\quad 15 \mathrm{pF}$ max |
| 1/O Option | No <br> All pins are without pull-up MOS | Yes <br> With pull-up MOS can be specified ( $D_{0}-D_{15}, R 0-R 6$, except $R 4_{3}$ ) |
| Timer Option | No One of two options provided for each product can be selected | Yes <br> Free-running timer, watchdog timer |
| High-voltage Port Version (R8, R9) | $\begin{aligned} & \text { Yes } \\ & \text { (HD4074408) } \end{aligned}$ | No |
| Precaution | The HD404418 differs from HD407 manufacturing process. Be careful wh system for the HD404418 since chara though guaranteed values are identical | 418 (HD4074408) in chip design and using the HD4074418 (HD4074408) cteristic values are not exactly the same |

## HD404418 Mask Option List

5 V Operation: $\quad$ HD404418

| Date of Order |  |
| :--- | :--- |
| Customer |  |
| Dept. |  |
| Name |  |
| ROM Code Name |  |
| LSI Type Number <br> (Hitachi's entry) |  |

(1) $1 / O$ Option

Please enter $O$ in applicable item for I/O option selection.
$\begin{array}{ll}\text { A: Without Pull-Up MOS } & \text { B: With Pull-Up MOS } \\ \text { C: NMOS Open Drain } & \end{array}$
C: NMOS Open Drain
Note (1/O options masked by are not available.)

(2) Package

| Package |  |
| :--- | :--- |
| $\square$ | DP-64S (shrink package) |
| $\square$ | FP-64 |
| $\square$ | FP-64A |

* Please enter check marks ( $\quad \times, \checkmark$ ) in applicable item.
(4) ROM Code Media

| ROM Code Media |  |
| :---: | :---: |
| EPROM: EPROM On-Package Microcom- |  |
| puter Type |  |

(3) Timer 4

| Divider Circuit |  |
| :--- | :--- |
| $\square$ | Free-running Timer |
| $\square$ | Watchdog Timer |

> Application Check List
(A) Oscillator (CPG option)

|  | $\square$ | HD404418 (5 V Operation) |
| :--- | :--- | :--- |
| CPG <br> option | $\square$ | Ceramic Filter |
|  | $\square$ | Crystal |
|  | $\square$ | External Clock |

* Please enter check marks ( $\quad \times, \vee$ ) in applicable item.

HD4074418/HD4074408 Type Name and Mark

| Package |  | Timer Option |  |
| :---: | :---: | :---: | :---: |
|  |  | Free-running Timer | Watchdog Timer |
| DC-64S | Type Name | $\begin{aligned} & \text { HD4074418C } \\ & \text { HD4074408C } \end{aligned}$ | $\begin{aligned} & \text { HD4074418C01 } \\ & \text { HD4074408C01 } \end{aligned}$ |
|  | Mark | JAPAN <br> 7G1 <br> HD4074418C(*) JAPAN <br> HD4 <br> H074408C | J. JAPAN <br> HD4 <br> H074418C01 <br> (0) JAPAN <br> HD4 $4074408 C 01$ |
| DP-64S | Type Name | $\begin{aligned} & \text { HD4074418S } \\ & \text { HD4074408S } \end{aligned}$ | $\begin{aligned} & \text { HD4074418S01 } \\ & \text { HD4074408S01 } \end{aligned}$ |
|  | Mark |  |  |
| FP-64 | Type Name | HD4074418F HD4074408F | $\begin{aligned} & \text { HD4074418F01 } \\ & \text { HD4074408F01 } \end{aligned}$ |
|  | Mark |  |  |
| FP-64A | Type Name | $\begin{aligned} & \mathrm{HD} 4074418 \mathrm{H} \\ & \mathrm{HD} 4074408 \mathrm{H} \end{aligned}$ | HD4074418H01 <br> HD4074408H01 |
|  | Mark |  | HD 7 G 1 <br> HD  <br> 4074418 H  <br> 01 JAPANHD 761 <br> HO74408H  <br> 01 JAPAN |

Note: Marks presented here are standard specification.

# HD404608/HD4074608 

## Description

The MCU is a microcomputer unit which has powerful and efficient architecture of the HMCS400 family. The MCU incorporates a high-precision dual tone multi-frequency (DTMF) circuit, LCD driver/controller, voltage comparator, and 32 kHz watch oscillator circuit.
The HD4074608, incorporating PROM, is a ZTAT microcomputer which can dramatically shorten system development period and smoothly proceed from debugging to mass production.

## Features

- 8192 words of 10 -bit ROM
- 1184 digits of 4-bit RAM
- 30 I/O pins:

Including 10 high current output pins. I/O pin circuit configuration is CMOS Input/Output pull-up MOS can be selected by software

- On-chip DTMF generator
- 16-digit LCD driver
- Three timers/counters
- Clock synchronous 8-bit serial interface
- Six interrupt sources
-External: 2
-Internal: 4
- Subroutine stack -Up to 16 levels including interrupts
- Instruction cycle time
$-10 \mu \mathrm{~s}(\mathrm{fosc}=400 \mathrm{kHz})$
$-5 \mu \mathrm{~s}$ (fosc $=800 \mathrm{kHz}$ )
- Four low power dissipation modes
-Stop mode
-Standby mode
-Watch mode
-Subactive mode (Option)
- Internal oscillator: Crytal or ceramic filter (external clock is available)
- Voltage comparator (2 channels)
- Operation modes: MCU mode PROM mode (HD4074608)
- Package
-80-pin plastic flat package (FP-80B)
(FP-80A)


## Program Development Support Tools

- Cross assembler and simulator software for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PC
- Programming socket adapter for programming the EPROM-on-chip device

Type of Products

Mask ROM type
Clock Freq.

| Part No. | (kHz) | Package |
| :--- | :--- | :--- |
| HD404608FS | $400 / 800$ | $F P-80 B$ |
| HD404608H |  | FP-80A |

ZTAT type

| Part No. | Clock Freq. <br> (kHz) | Package |
| :--- | :--- | :--- |
| HD4074608FS | $400 / 800$ | $\mathrm{FP}-80 \mathrm{~B}$ |
| HD4074608H |  | $\mathrm{FP}-80 \mathrm{~A}$ |

## Pin Arrangement


(FP-80B)
(Top View)

(FP-80A)
(Top View)

## Block Diagram



## Pin Function

| Pin No. FP-80B | FP-80A | Pin Name | 1/0 | Pin No. FP-80B | FP-80A | Pin Name | 1/0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 79 | $\mathrm{D}_{2}$ | 1/O | 41 | 39 | SEG9 | 0 |
| 2 | 80 | $\mathrm{D}_{3}$ | 1/0 | 42 | 40 | SEG10 | 0 |
| 3 | 1 | $\mathrm{D}_{4}$ | 1/0 | 43 | 41 | SEG11 | 0 |
| 4 | 2 | $\mathrm{D}_{5}$ | 1/0 | 44 | 42 | SEG12 | 0 |
| 5 | 3 | $\mathrm{D}_{6}$ | 1/0 | 45 | 43 | SEG13 | 0 |
| 6 | 4 | $\mathrm{D}_{7}$ | 1/0 | 46 | 44 | SEG14 | 0 |
| 7 | 5 | $\mathrm{D}_{8}$ | 1/0 | 47 | 45 | SEG15 | 0 |
| 8 | 6 | $\mathrm{D}_{9}$ | 1/0 | 48 | 46 | SEG16 | 0 |
| 9 | 7 | $\mathrm{D}_{10}$ | 1 | 49 | 47 | SEG17 | 0 |
| 10 | 8 | $\mathrm{D}_{11} / \mathrm{VC}_{\text {ref }}$ | 1 | 50 | 48 | SEG18 | 0 |
| 11 | 9 | $\mathrm{D}_{12} / \mathrm{COMPO}$ | I | 51 | 49 | SEG19 | O |
| 12 | 10 | $\mathrm{D}_{13} / \mathrm{COMP1}$ | 1 | 52 | 50 | SEG20 | 0 |
| 13 | 11 | TEST | 1 | 53 | 51 | SEG21 | 0 |
| 14 | 12 | X1 | 1 | 54 | 52 | SEG22 | 0 |
| 15 | 13 | X2 | 0 | 55 | 53 | SEG23 | 0 |
| 16 | 14 | GND |  | 56 | 54 | SEG24 | 0 |
| 17 | 15 | $\mathrm{RO} \mathrm{O}_{0} / \overline{\mathrm{SCK}}$ | 1/0 | 57 | 55 | SEG25 | 0 |
| 18 | 16 | $\mathrm{RO}_{1} / \mathrm{SI}$ | 1/0 | 58 | 56 | SEG26 | 0 |
| 19 | 17 | $\mathrm{RO}_{2} / \mathrm{SO}$ | 1/0 | 59 | 57 | SEG27 | 0 |
| 20 | 18 | $\mathrm{RO}_{3}$ | 1/0 | 60 | 58 | SEG28 | 0 |
| 21 | 19 | R 10 | 1/0 | 61 | 59 | SEG29 | 0 |
| 22 | 20 | R11 | 1/0 | 62 | 60 | SEG30 | 0 |
| 23 | 21 | R 12 | 1/0 | 63 | 61 | SEG31 | 0 |
| 24 | 22 | $\mathrm{R} 1{ }_{3}$ | 1/0 | 64 | 62 | SEG32 | O |
| 25 | 23 | R 20 | 1/0 | 65 | 63 | COM1 | 0 |
| 26 | 24 | R 21 | 1/O | 66 | 64 | COM2 | O |
| 27 | 25 | $\mathrm{R} 2_{2}$ | 1/0 | 67 | 65 | COM3 | 0 |
| 28 | 26 | $R 2_{3}$ | 1/0 | 68 | 66 | COM4 | 0 |
| 29 | 27 | R30 | 1/0 | 69 | 67 | $\mathrm{V}_{1}$ |  |
| 30 | 28 | R3 ${ }_{1}$ /TIMO | 1/0 | 70 | 68 | $\mathrm{V}_{2}$ |  |
| 31 | 29 | $\mathrm{R3}_{2} / \overline{\mathrm{INT}}$ | 1/0 | 71 | 69 | $\mathrm{V}_{3}$ |  |
| 32 | 30 | $\mathrm{R3}_{3} / \overline{\mathrm{INT}_{1}}$ | 1/0 | 72 | 70 | TONEC | 0 |
| 33 | 31 | SEG1 | 0 | 73 | 71 | TONER | 0 |
| 34 | 32 | SEG2 | 0 | 74 | 72 | $\mathrm{VT}_{\text {ref }}$ |  |
| 35 | 33 | SEG3 | 0 | 75 | 73 | $\mathrm{V}_{\mathrm{Cc}}$ |  |
| 36 | 34 | SEG4 | 0 | 76 | 74 | $\mathrm{OSC}_{1}$ | 1 |
| 37 | 35 | SEG5 | 0 | 77 | 75 | $\mathrm{OSC}_{2}$ | 0 |
| 38 | 36 | SEG6 | 0 | 78 | 76 | RESET | 1 |
| 39 | 37 | SEG7 | 0 | 79 | 77 | $\mathrm{D}_{0}$ | 1/0 |
| 40 | 38 | SEG8 | 0 | 80 | 78 | $\mathrm{D}_{1}$ | 1/0 |

Note: I/O: Input/output pin, I: Input pin, O: Output pin

## Pin Description

GND, Vcc (Power)

These are the power supply pins for the MCU. Connect the GND to the ground ( 0 V ) and apply the $\mathrm{V}_{\mathrm{CC}}$ power supply voltage to $\mathrm{V}_{\mathrm{CC}}$.

## TEST

TEST is for test purposes only. Connect it to $V_{C C}$.

## RESET

RESET resets the MCU. Refer to Reset section for details.

## OSC $_{1}$, OSC 2 (Oscillator Connections)

$\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ are the oscillator terminals of the system. They can be connected to a ceramic filter resonator or external oscillator circuits.

## X1, X2

These are watch oscillator on which 32.768 kHz crystal is used.

## Port D ( $\mathrm{D}_{\mathbf{0}}-\mathrm{D}_{13}$ )

Port D is a 1-bit I/O port. $\mathrm{D}_{0}-\mathrm{D}_{9}$ are I/O ports and $D_{10}-D_{13}$ are input ports. $D_{0}-D_{9}$ are high current output ports ( 15 mA max). $\mathrm{D}_{11}-\mathrm{D}_{13}$ are also available as voltage comparators. Refer to Input/Output for details.

## Port R (R0-R3)

Port R is a 4-bit I/O port. R0-R3 are I/O ports. And $R 0_{0}, R 0_{1}, R O_{2}, R 3_{1}, R 3_{2}$, and $R 3_{3}$ are multiplexed with $\overline{\mathrm{SCK}}, \mathrm{SI}, \mathrm{SO}, \mathrm{TIMO}, \overline{\mathrm{INT}}_{0}$, $\mathrm{INT}_{1}$, respectively.

## $\overline{\text { INT }}_{0}, \overline{\text { INT }}_{1}$ (Interrupts)

$\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ are external interrupts for the $\mathrm{MCU} . \overline{\mathrm{INT}}_{1}$ can be used as an external event input pin for timer B. $\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ are multiplexed with $\mathrm{R} 3_{2}$ and $\mathrm{R} 3_{3}$ respectively. For details, see Interrupt section.
$\overline{\text { SCK, }}$, SI, SO
The transfer clock I/O pin ( $\overline{\mathrm{SCK}}$ ), serial data input pin (SI), and serial data output pin (SO) are used for serial interface. $\overline{\mathrm{SCK}}, \mathrm{SI}$, and SO are multiplexed with $\mathrm{RO}_{0}, \mathrm{RO}_{1}$, and $\mathrm{RO}_{2}$, respectively. For details, see Serial Interface section.

## TIMO

TIMO is a duty variable square waveform output pin. See Timer C section for details.

## $\mathbf{V}_{1}, \mathbf{V}_{\mathbf{2}}, \mathbf{V}_{\mathbf{3}}$

These are power supply pins for LCD driver. Internal resistors provide voltage level for each pin. The voltage condition is; $\mathrm{V}_{\mathrm{CC}} \leqq \mathrm{V}_{1}=$ $V_{2} \geqq V_{3} \geqq$ GND. See section Liquid Crystal Display for details.

## COM1 to COM4

These are common signal output pins for LCD display. See Liquid Crystal Display section for details.

## SEG1 to SEG32

These are segment signals output pins for LCD display. See Liquid Crystal Display section for details.

## TONER, TONEC, VT ${ }_{\text {ref }}$

These are DTMF signal output pins. TONER and TONEC transmits signals for ROW and COLUMN, respectively. $\mathrm{VT}_{\text {ref }}$ is a reference voltage of DTMF signals and apply $\mathrm{V}_{\mathrm{CC}} \xlongequal{\text { : }}$ $\mathrm{VT}_{\mathrm{ref}} \geqq \mathrm{GND}$ to this. For details, see DTMF Output section.

COMPO, COMP1, VC ${ }_{\text {ref }}$
COMPO, COMP1 are analog inputs for the voltage comparator. $\mathrm{VC}_{\text {ref }}$ is used as a reference voltage pin to input the threshold voltage of the analog input pin.

## Functional Description

## ROM Memory Map

The MCU includes 8,192 words $\times 10$ bits of ROM. ROM is described in the following paragraphs and the ROM memory map (figure 1).

Vector Address Area ( $\mathbf{\$ 0 0 0 0}$ to $\mathbf{S 0 0 0 F}$ ): Locations $\$ 0000$ through $\$ 000 \mathrm{~F}$ are reserved for JMPL instructions to branch to the starting address of the initialization program and of the interrupt service programs. After reset or interrupt routine is serviced, the program is executed from the vector address.

Zero-Page Subroutine Area ( $\mathbf{\$ 0 0 0 0}$ to \$003F): Locations $\$ 0000$ through $\$ 003 \mathrm{~F}$ are reserved for subroutines. Program sequence branches to subroutine by CAL instruction.

Pattern Area ( $\mathbf{\$ 0 0 0 0}$ to \$0FFF): Locations $\$ 0000$ through \$0FFF are reserved for ROM data. P instructions allow the MCU to refer to the ROM data as a pattern.

Program Area ( $\mathbf{\$ 0 0 0 0}$ to $\mathbf{\$ 1 F F}$ ): Locations from $\$ 0000$ to $\$ 1 \mathrm{FFF}$ can be used for program code.

## RAM Memory Map

The MCU includes 1184 digits of 4 -bit RAM as the data and stack area. In addition to these areas, interrupt control bits and special function registers are mapped on the RAM memory space. RAM memory map (figure 2) is described in the following paragraphs.

Interrupt Control Bit Area ( $\mathbf{\$ 0 0 0}$ to $\mathbf{\$ 0 0 3 \text { ): }}$ The interrupt control bit area (figure 3) is used for interrupt controls. It is accessible only by a RAM bit manipulation instruction. However, the interrupt request flag cannot be set by software. The RSP bit is used only to reset the stack pointer.

Special Function Registers Area ( $\mathbf{\$ 0 0 4}$ to \$01F, \$024 to \$03F): The special function registers are the mode or data registers for the serial interface, timer/counter, LCD, and DTMF, and the data control registers for the

I/O ports. These registers are classified into three types: write-only, read-only, and read/ write as shown in figure 2.

SEM/REM, SEMD/REMD instructions are available to the LCD control register (LCR).

Other registers cannot be accessed by RAM bit manipulation instructions.

Register Flag Area (\$020-\$023): Locations $\$ 020$ through $\$ 023$ are consisted of LSON, WDON, TGSP flags which are bit registers accessible by RAM bit manipulation instruction. Note that WDON flag can only be set and SEM/SEMD instruction is available to this.

TGSP flag can be set/reset, and SEM/REM and SEMD/REMD instructions are available to this.

LCD Data Area ( $\mathbf{\$ 0 5 0 - \$ 0 6 F}$ ): Locations $\$ 050$ to $\$ 06 \mathrm{~F}$ store the LCD data which is automatically transmitted to segment as a display data. LCD is illuminated with 1 and faden with 0 . This area can be used as a data area.

Data Area ( $\mathbf{\$ 0 4 0}$ to $\mathbf{\$ 2 C F}$, $\mathbf{\$ 1 0 0}$ to $\mathbf{\$ 2 C F}$; Bank1): 16 digits of $\$ 040$ through $\$ 04 \mathrm{~F}$ are called memory registers (MR) and are accessible by LAMR and XMRA instructions (figure 4). 464 digits of $\$ 100$ through $\$ 2 \mathrm{CF}$ is select the bank of location depending on the value of $V$ register.

Stack Area (\$3C0 to S3FF): Locations \$3C0 through \$3FF are reserved for LIFO stacks to save the contents of the program counter (PC), status (ST), and carry (CA) when subroutine call (CAL-instruction, CALLinstruction) and interrupts are serviced. This area can be used as a 16 nesting level stack in which one level requires 4 digits. Figure 4 shows the save condition. The program counter is restored by RTN and RTNI instructions. Status and carry are restored only by RTNI instruction. This area, when not used for a stack, is available as a data area.


Figure 1. ROM Memory Map


Figure 2. RAM Memory Map

| 0 | bit 3 | bit 2 | bit 1 | bit 0 | \$000 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { IMO } \\ \left(\mathrm{IM} \text { of } \overline{\mathrm{INT}}{ }_{0}\right) \end{gathered}$ | $\begin{gathered} \text { IFO } \\ \text { (IF of } \overline{\mathrm{INT}} \text { ) } \end{gathered}$ | RSP (Reset SP Bit) | $\begin{gathered} \text { I/E } \\ \text { (Interrupt Enable Flag) } \end{gathered}$ |  |
| 1 | IMTA <br> (IM of TIMER-A) | $\begin{gathered} \text { IFTA } \\ \text { (IF of TIMER-A) } \end{gathered}$ | IM1 <br> (IM of $\overline{\mathrm{NT}}_{1}$ ) | $\begin{gathered} \text { IF1 } \\ \text { (IF of } \overline{\mathrm{INT}}_{1} \text { ) } \end{gathered}$ | \$001 |
| 23 | IMTC <br> (IM of TIMER-C) | $\begin{gathered} \text { IFTC } \\ \text { (IF of TIMER-C) } \end{gathered}$ | IMTB <br> (IM of Timer B) | IFTB <br> (IF of Timer B) | \$002 |
|  | Not Used | Not Used | IMS <br> (IM of SERIAL) | $\begin{gathered} \text { IFS } \\ \text { (IF of SERIAL) } \end{gathered}$ | \$003 |
| IF: <br> IM: <br> I/E: <br> SP: | Interrupt Request Flag Interrupt Mask Interrupt Enable Flag Stack Pointer |  |  |  |  |
| Note: | Each bit in the interrupt control bits area or register flag area is set by the SEM/SEMD instruction, is reset by the REM/REMD instruction, and is tested by the TM/TMD instruction. They are not affected by other instructions. Furthermore the interrupt request flag is not affected by the SEM/SEMD instruction. <br> The content of status becomes invalid when "Not Used" bit and RSP bit are tested by a TM/TMD instruction. |  |  |  |  |
| 32 | Not Used | TGSP <br> (Tone Generator Speed Flag) | WDON (Watch Dog on Flag) | LSON (Low Speed on Flag) | \$020 |
|  | Reserved |  |  |  |  |
|  | SEM/SEMD instruction is available for WDON flag (can be reset only by MCU reset). SEM/SEMD, REM/REMD instruction is available for TGSP flag. |  |  |  |  |

Figure 3. Configuration of Interrupt Control Bit Area and Register Flag Area

| Memory Registers |  |  |
| :---: | :---: | :---: |
| 64 | MR(0) | \$040 |
| 65 | MR(1) | \$041 |
| 66 | MR(2) | \$042 |
| 67 | MR(3) | \$043 |
| 68 | MR(4) | \$044 |
| 69 | MR(5) | 045 |
| 70 | MR(6) | \$046 |
| 71 | MR(7) | 047 |
| 72 | MR(8) | 048 |
| 73 | MR(9) | 049 |
| 74 | MR(10) | 4A |
| 75 | MR(11) | 4B |
| 76 | MR(12) | 04C |
| 77 | MR(13) | 4D |
| 78 | MR(14) | \$04E |
| 79 | MR(15) | \$04F |



Figure 4. Configuration of Memory Register, Stack Area and Stack Position

## Registers and Flags

The MCU provides ten registers and two flags for the CPU operations. They are illustrated in figure 5 and described in the following paragraphs.

Accumulator (A), Register $\mathbf{B}$ (B): The accumulator and register $B$ are 4-bit registers which hold the results of the arithmetic logic unit (ALU), and exchange data between memories, I/O pins, and other registers.

Register $\mathbf{V}$ (V): Register V, available for RAM address expansion, selects the bank of location $\$ 100-\$ 2 \mathrm{CF}$ on the RAM address (464 digits) depending on its value. Therefore, when you access location $\$ 100-\$ 2 \mathrm{CF}$ on the RAM address, specify the value of register V ( $\mathrm{V}=\$ 0$; Bank $0, \mathrm{~V}=\$ 1$; Bank 1). You can access location $\$ 000-\$ 0 F F$ and $\$ 300-\$ 3 F F$ independently of register V's value. Register V locates on $\$ 03 F$ of the RAM address area.

Register $\mathbf{W}$ (W), Register X (X), Register $\mathbf{Y}(\mathbf{Y})$ : Register $W$ is a 2 -bit, and registers $X$ and $Y$ are 4 -bit registers which address RAM indirectly. Register Y is also available for addressing port $D$.

Register SPX (SPX), Register SPY (SPY): Registers SPX and SPY are 4-bit registers available for assisting registers X and Y , respectively.

Carry (CA): The carry holds the ALU overflow which arithmetic operation generates. It is also affected by SEC, REC, ROTL, and ROTR instructions. During interrupt servicing, the carry is pushed onto the stack and restored back from the stack by RTNI instruction (It is unaffected by RTN instructions).

Status (ST): The status holds the ALU overflow, ALU non-zero, and the results of bit test instruction for the arithmetic or compare instructions. The status is a branch condition of the BR, BRL, CAL, or CALL instructions. The value of the status remains unchanged until an instruction which affects the next status is executed. The status becomes 1 after the BR, BRL, CAL, or CALL instruction whether it is executed or skipped. During interrupt servicing, the status is pushed onto the stack and restored back from the stack by RTNI instruction, not by RTN instruction.

Program Counter (PC): The program counter is a 14 -bit binary counter for holding ROM address.

Stack Pointer (SP): The stack pointer is a 10bit register to indicate the next stacking area up to 16 levels. The stack pointer is initialized to $\$ 3 F F$ on the RAM address at the MCU reset. It is decremented by 4 as data pushed onto the stack, and incremented by 4 as data restored back from the stack. The stack pointer is initialized to $\$ 3 F F$ either by MCU reset or the RSP bit reset by REM/REMD instruction.


Carry


Figure 5. Registers and Flags

## Interrupt

Six interrupt sources are available on the MCU : external requests ( $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}$ ), timer/ counter (timers A, B, C), and serial interface (serial). For each source, an interrupt request flag (IF), interrupt mask (IM), and interrupt vector addresses are provided to control and maintain the interrupt request. The interrupt enable flag (IE) is also used to control an interrupt operations.

Interrupt Control Bits and Interrupt Service: The interrupt control bits are mapped on $\$ 000$ through $\$ 003$ of the RAM space. They are accessible by RAM bit manipulation instructions (The interrupt
request flag (IF) cannot be set by software). The interrupt enable flag (IE) and IF are cleared to 0 , and the interrupt mask (IM) is set to 1 at initialization by MCU reset.

Figure 6 is a block diagram of the interrupt control circuit. Table 1 shows the interrupt priority and vector addresses, and table 2 shows the interrupt conditions corresponding to each interrupt source.

The interrupt request is generated when the IF is set to 1 and IM is 0 . If the IE is 1 at this time, the interrupt will be activated and vector addresses will be generated from the priority PLA corresponding to the interrupt sources.


Figure 6. Interrupt Control Circuit Block Diagram

Figure 7 shows the interrupt service sequence, and figure 8 shows the interrupt service flowchart. If an interrupt is requested, the instruction being executed finishes in the first cycle. The IE is reset in the second cycle. In the second and third cycles, the carry, status, and program counter are pushed onto the stack. In the third cycle, the instruction is executed after jumping to the vector address.

In each vector address, program a JMPL instruction to branch to the starting address of the interrupt service program. The IF, which caused the interrupt service, must be reset by software in the interrupt service program.

Interrupt Enable Flag (I/E: \$000 bit 0): The interrupt enable flag enables/disables interrupt requests (table 3). It is reset by interrupt servicing and set by the RTNI instruction.

External Interrupts ( $\overline{\text { INT }}_{\mathbf{0}}, \overline{\text { INT }}_{\mathbf{1}}$ ): The external interrupt request inputs ( $\mathrm{INT}_{0}, \overline{\mathrm{INT}}_{1}$ ) can be selected by the port mode register (PMRA: \$004).

The external interrupt request flags (IF0, IF1) are set at the falling edge of $\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ inputs (table 4).

The $\overline{\mathrm{INT}}_{1}$ input can be used as a clock signal input to timer B. Then, timer B counts up at

Table 1. Vector Addresses and Interrupt Priority

| Reset, Interrupt | Priority | Vector addresses |
| :--- | :--- | :--- |
| RESET | - | $\$ 0000$ |
| INT $_{0}$ | 1 | $\$ 0002$ |
| $\overline{\mathrm{NT}}_{1}$ | 2 | $\$ 0004$ |
| Timer A | 3 | $\$ 0006$ |
| Timer B | 4 | $\$ 0008$ |
| Timer C | 5 | $\$ 000 \mathrm{~A}$ |
| SERIAL | 6 | $\$ 000 \mathrm{C}$ |

Table 2. Conditions of Interrupt Service

|  | Interrupt Source |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Interrupt Control Bit | $\overline{\text { INT}}_{\mathbf{0}}$ | INT $_{\mathbf{1}}$ | Timer A | Timer B | Timer C | SERIAL |
| I/E | 1 | 1 | 1 | 1 | 1 | 1 |
| IFO $\cdot \overline{\mathrm{IMO}}$ | 1 | 0 | 0 | 0 | 0 | 0 |
| IF1 $\cdot \overline{\mathrm{IM1}}$ | $*$ | 1 | 0 | 0 | 0 | 0 |
| IFTA $\cdot \overline{\mathrm{IMTA}}$ | $*$ | $*$ | 1 | 0 | 0 | 0 |
| IFTB $\cdot \overline{\mathrm{IMTB}}$ | $*$ | $*$ | $*$ | 1 | 0 | 0 |
| IFTC $\cdot \overline{\mathrm{IMTC}}$ | $*$ | $*$ | $*$ | $*$ | 1 | 0 |
| IFS $\cdot \overline{\mathrm{IMS}}$ | $*$ | $*$ | $*$ | $*$ | $*$ | 1 |

[^9]each falling edge of the $\overline{\mathrm{INT}}_{1}$ input. When using $\overline{\mathrm{INT}}_{1}$ as timer B external event input, external interrupt mask (IM1) has to be set so that the interrupt request by $\overline{\mathrm{INT}}_{1}$ will not be accepted (table 5).

To detect the edge of $\overline{\mathrm{INT}}_{0}$ or $\overline{\mathrm{INT}}_{1}$, it must need more than two instruction cycle times level ( $2 \mathrm{t}_{\text {cyc }} / 2 \mathrm{t}_{\text {subcyc }}$ ).

External Interrupt Request Flags (IFO: \$000 bit 2, IF1: \$001 bit 0): The external interrupt request flags (IF0, IF1) are set at the falling edge of the $\overline{\mathrm{INT}}_{0}$, and $\overline{\mathrm{INT}}_{1}$ inputs, respectively (table 4).

External Interrupt Masks (IM0: \$000 bit 3, IM1: \$001 bit 1): The external interrupt masks mask the external interrupt requests (table 5).

Timer A Interrupt Request Flag (IFTA: \$001 bit 2): The timer $A$ interrupt request flag is set by the overflow output of timer A (table 6).

Timer A Interrupt Mask (IMTA: \$001 bit 3): Timer A interrupt mask prevents an interrupt request from being generated by timer A interrupt request flag (table 7).

Timer B Interrupt Request Flag (IFTB: \$002 bit 0): The timer B interrupt request flag is set by the overflow output of timer B (table 8).

Timer B Interrupt Mask (IMTB: \$002 bit 1): The timer $B$ interrupt mask prevents an interrupt request from being generated by timer B interrupt request flag (table 9).

Timer C Interrupt Request Flag (IFTC: \$002 bit 2): The timer C interrupt request flag is set by the overflow output of timer C (table 10).

Timer C Interrupt Mask (IMTC: \$002 bit 3): The timer C interrupt mask prevents the interrupt from being generated by timer $C$ interrupt request flag (table 11).

Serial Interrupt Request Flag (IFS: \$003 bit 0): The serial interrupt request flag will be set when the octal counter counts eight transfer clock signals, or when data transfer is discontinued by resetting the octal counter (table 12).

Serial Interrupt Mask (IMS: \$003 bit 1): The serial interrupt mask masks the interrupt request (table 13).


Figure 7. Interrupt Servicing Sequence

Table 3. Interrupt Enable Flag

| Interrupt Enable Flag <br> $(\mathbf{I} / E)$ | Interrupt Enable/Disable |
| :--- | :--- |
| 0 | Disable |
| 1 | Enable |

Table 4. External Interrupt Request Flag

| External Interrupt Request Flags <br> (IFO, IF1) | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Table 5. External Interrupt Mask

| External Interrupt Masks <br> (IMO, IM1) | Interrupt Request |
| :--- | :--- |
| 0 | Enable |
| 1 | Disable (masks) |

Table 6. Timer A Interrupt Request Flag

| Timer A Interrupt <br> Request Flag (IFTA) | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Table 7. Timer A Interrupt Mask Timer A Interrupt Mask

| (IMTA) | Interrupt Request |
| :--- | :--- |
| $\mathbf{0}$ | Enable |
| 1 | Disable (Mask) |

Table 8. Timer $B$ Interrupt Request Flag

| Timer B Interrupt <br> Request Flag (IFTB) | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Table 9. Timer B Interrupt Mask

| Timer B Interrupt Mask <br> (IMTB) | Interrupt Request |
| :--- | :--- |
| 0 | Enable |
| 1 | Disable (Mask) |

Table 10. Timer $C$ Interrupt Request
Timer C Interrupt Request Flag (IFTC) Interrupt Request

| 0 | No |
| :--- | :--- |
| 1 | Yes |

Table 11. Timer C Interrupt Mask
Timer C Interrupt

| Mask (IMTC) | Interrupt Request |
| :--- | :--- |
| 0 | Enable |
| 1 | Disable (mask) |

Table 12. Serial Interrupt Request Flag

| Serial Interrupt Request Flag | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Table 13. Serial Interrupt Mask

| Serial Interrupt Mask | Interrupt Request |
| :--- | :--- |
| 0 | Enable |
| 1 | Disable (Mask) |



Figure 8. Interrupt Servicing Flowchart

## Serial Interface

The serial interface transmits/receive 8-bit data in serial. This consists of the serial data register, the serial mode register, the port mode register $A$, the octal counter, and the multiplexer (figure 9). Pin $\mathrm{RO}_{0} / \overline{\mathrm{SCK}}$ and the transfer clock signal are controlled by the serial mode register. The data of the serial data register can be written in or read out by software. The data in the serial data register can be shifted synchronously with the transfer clock signal.

The STS instruction starts serial interface operations and resets the octal counter to $\$ 0$. The octal counter starts to count at the falling edge of the transfer clock ( $\overline{\mathrm{SCK}}$ ) signal and increments by one at the rising edge of the $\overline{\mathrm{SCK}}$. When the octal counter is reset to $\$ 0$ after eight transfer clock signals, or when a transmit/receive operation is discontinued by resetting the octal counter, the serial interrupt request flag will be set.

Serial Mode Register (SMR: \$005): The 4bit write-only serial mode register controls
the $\mathrm{R} 0_{0} / \overline{\mathrm{SCK}}$, prescaler divide ratio, and transfer clock source (table 14).

The write signal to the serial mode register controls the internal state of the serial interface.

The write signal to the serial mode register stops the serial data register and octal counter from applying transfer clock, and it also resets the octal counter to $\$ 0$ simultaneously. Therefore, when the serial interface is in the transfer state, the write signal causes the serial mode register to cease the data transfer and to set the serial interrupt request flag.

Data of the serial mode register will be changed from the second instruction of writing into the serial mode register. Therefore, it is required to execute the STS instruction after the data in the serial mode register has been changed completely. The serial mode register will be reset to $\$ 0$ by MCU reset.

Serial Data Register (SRL: \$006, SRU: \$007): The 8-bit read/write serial data regis-


Figure 9. Serial Interface Block Diagram
ter consists of a low-order digit (SRL: \$006) and a high-order digit (SRU: \$007).

The data in the serial data register will be output from the SO pin of LSB synchronously with the falling edge of the transfer clock signal. At the same time, external data will be input from the SI pin to the serial data register synchronously with the rising edge of the transfer clock. Figure 11 shows the I/O timing chart for the transfer clock signal and the data.

The read/write operations of the serial data register should be performed after the completion of data transmit/receive. Otherwise the data may not be guaranteed.

Selection and Change of the Operation Mode: Table 15 shows the serial interface operation modes which are determined by a
combination of the value in the port mode register and that in the serial mode register.

Initialize the serial interface by the write signal to the serial mode register in order to change the operation mode of the serial interface.

Operating State of Serial Interface: The serial interface has three operating states: the STS waiting state, SCK waiting state, and transfer state (figure 12).

The STS waiting state is the initialization state of the serial interface internal state. The serial interface enters this state in one of two ways: either by changing the operation mode through a change in the data in the port mode register, or by writing data into the serial mode register. In this state, the serial interface does not operate even if the transfer

Table 14. Serial Mode Register

| SMR3 | $\mathbf{R O}_{\mathbf{0}} / \overline{\mathbf{S C K}}$ |
| :--- | :--- |
| 0 | Used as $\mathrm{RO}_{0}$ port input/output pin |
| 1 | Used as $\overline{\mathrm{SCK}}$ input/output pin |


| SMR2 | SMR1 | SMRO | Transfer Clock |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | R00 $/ \overline{\text { SCK Port }}$ | Clock Source |  | caler <br> ide Ratio | System Clock Divide Ratio |  |
| 0 | 0 | 0 | $\overline{\mathrm{SCK}}$ <br> Output | Prescaler | $\div$ | 2048 | $\div$ | 4096 |
| 0 | 0 | 1 | $\overline{S C K}$ <br> Output | Prescaler | $\div$ | 512 | $\div$ | 1024 |
| 0 | 1 | 0 | $\overline{\text { SCK }}$ <br> Output | Prescaler | $\div$ | 128 | $\div$ | 256 |
| 0 | 1 | 1 | $\overline{\text { SCK }}$ <br> Output | Prescaler | $\div$ | 32 | $\div$ | 64 |
| 1 | 0 | 0 | $\overline{S C K}$ <br> Output | Prescaler | $\div$ | 8 | $\div$ | 16 |
| 1 | 0 | 1 | $\overline{\text { SCK }}$ <br> Output | Prescaler | $\div$ | 2 | $\div$ | 4 |
| 1 | 1 | 0 | SCK <br> Output | System Clock |  |  | $\div$ | 1 |
| 1 | 1 | 1 | SCK <br> Input | External Clock |  |  |  |  |

clock is applied. If an STS instruction is executed then, the serial interface shifts to SCK waiting state.

In this state, the falling edge of the first transfer clock causes the serial interface shift to transfer state, while the octal counter counts-up and the serial data register shifts
simultaneously. As an exception, if the clock continuous output mode is selected, the serial interface stays in SCK waiting state while the transfer clock outputs continuously.
The octal counter becomes 000 again by 8 external transfer clocks or by execution of STS instruction, so that the serial interface returns to SCK waiting state, and the serial

Table 15. Serial Interface Operation
Mode

| SMR3 | PMRA1 PMRAO | Serial Interface <br> Operating Mode |  |
| :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | Clock Continuous <br> Output Mode |
| 1 | 0 | 1 | Transmit Mode |
| 1 | 1 | 0 | Receive Mode |
| 1 | 1 | 1 | Transmit/Receive <br> Mode |



Selects $\mathrm{RO}_{1} /$ SO pin mode
Selects $\mathrm{RO}_{2} / \mathrm{SI}$ pin mode

Figure 10. Configurations and the Functions of the Mode Registers


Figure 11. Serial Interface I/O Timing Chart
interrupt request flag is set simultaneously. In transfer state the octal counter becomes 000 by 8 internal transfer clocks, so that the serial interface enters to STS instruction waiting state, and the serial interrupt request flag is set simultaneously.

When the internal transfer clock is selected, the transfer clock output is triggered by the execution of an STS instruction, and stops after 8 clocks.

Program the SMR again to initialize the


Figure 12. Serial Interface Operation State


Figure 13. Example of Transfer Clock Error Detection
internal state of the serial interface when the PMRA is programmed in the transfer state or in the SCK waiting state. Then the serial interface goes into the STS waiting state.

## Example of Transfer Clock Error Detec-

tion: The serial interface malfunctions when the transfer clock is disturbed by external noises. In this case, transfer clock error can be detected by the procedure shown in figure 13.

If more than 8 transfer clocks are applied in the SCK waiting state, the state of the serial interface shifts in the following sequence: first, transfer state, second, SCK waiting state, and third, transfer state again. The serial interrupt request flag should be reset before entering into the STS waiting state by writing data to SMR. This procedure causes the serial interface request flag to be set again.

## Timer

The MCU provides prescalers S and B (Each prescaler has the different input clock source individually), and 3 timers/counters (timers A, B, and C). Figures 14,15 shows their diagrams.

Prescaler S: The input to the prescaler $S$ is a
system clock signal. The prescaler is initialized to $\$ 000$ by MCU reset, and it starts to count up the system clock signal as soon as RESET input goes to logic 0 . The prescaler keeps counting up except by MCU reset and in the stop and watch modes. The prescaler provides input clock signals of timer A-C and the transfer clock of the serial interface. They can be selected by the timer mode registers A (TMA), B (TMB), C (TMC), and the serial mode register (SMR), respectively.

Prescaler W: The input to the prescaler W is a clock which devides X1 input clock into 8. The output of the prescaler $W$ is available as an input clock for timer A by controlling the timer mode register (TMA).

Timer A Operation: After timer A is initialized to $\$ 00$ by MCU reset, it counts up at every clock input signal. When the next clock signal is applied after timer $A$ is counted up to $\$ F F$, timer $A$ is set to $\$ 00$ again, and generating overflow output. This leads to setting timer A interruput request flag (IFTA: $\$ 001$, bit 2) to 1 . Therefore, timer A can function as an interval timer periodically generating overflow output at every 256th clock signal input.

To use timer A as a watch time base, set TMA3 to 1 . The timer counter receives pres-


Figure 14. Timer A Block Diagram
caler W output, and timer A generates interrupts with an accurate timing (reference clock $=32 \mathrm{kHz}$ crystal oscillation). When you use timer A as a watch time base, prescaler W and timer counter can be initialized to $\$ 0$ by
setting timer mode register A .
The clock input signals to timer A are selected by the timer mode register A (TMA: $\$ 008)$.


Figure 15. Timer B/Timer C Block Diagram

Timer B Operation: The timer mode register B (TMB: \$009) selects the auto-reload function, input clock source, and the prescaler divide ratio for timer $B$. When the external event input is used as an input clock signal to timer B , select $\mathrm{R}_{3} / \mathrm{INT}_{1}$ as $\mathrm{INT}_{1}$ by the port mode register (PMR: \$004) control to prevent an external interrupt request from occurring.

Timer $B$ is initialized according to the data written into the timer load register by software. Timer B counts up at every clock input signal. When the next clock signal is applied to timer $B$ after it is set to $\$ F F$, it will generate an overflow output. In this case, if the autoreload function is selected timer $B$ is initialized according to the value of the timer load register. If it is not selected, timer $B$ goes to $\$ 00$. The timer B interrupt request flag (IFTB: $\$ 002$ bit 0 ) will be set at this overflow output.

Timer C Operation: The timer mode register C (TMC: \$00D) selects the auto-reload function, and the prescaler divide ratio for timer C.

Timer $C$ is initialized according to the data written into the timer load register by software. Timer $C$ counts up at every clock input signal. When the next clock signal is applied to timer $C$ after it is set to $\$ F F$, it will generate an overflow output. In this case, if the auto-
reload function is selected, timer C is initialized according to the value of the timer load register. If it is not selected, timer C goes to $\$ 00$. The timer C interrupt request flag (IFTC: $\$ 002$ bit 2 ) will be set at this overflow output.

Timer C is also available as a watch dog timer for detecting a program out of sequence. An MCU reset occurs when the watch dog on flag (WDON) is 1 and the counter overflow output is generated by the program out of sequence. During timer $C$ is stopped, the watchdog timer function is also stopped. In the standby mode, the function is enabled.

Timer $C$ provides the duty variable pulse output function (PWMO). The output waveform differs depending on the contents of the timer mode register and the timer load register C (figure 16). When you select pulse output function, set $R 3_{1} /$ TIMO to TIMO by controlling the port mode register $B$.
During timer C is stopped, this function is also stopped.

Timer Mode Register A (TMA: \$008): The timer mode register $A$ is a 4 -bit write only register which controls the timer A operation as table 16 shows. The timer mode register $A$ is initialized to $\$ 0$ at MCU reset.

Timer Mode Register B (TMB: \$009): The timer mode register $B$ (TMB) is a 4-bit write-


T: Input clock Period to couunter (Table 18)
TCR: The value of the timer load register
Note: Always fixed to low when TCR = \$FF.

Figure 16. Variable Duty-Cycle Pulse Output Waveform
only register which selects the auto-reload function, the prescaler divide ratio, and the source of the clock input signal, as shown in table 17. The timer mode register $B$ is initialized to $\$ 0$ by MCU reset.

The data of timer $B$ changes from the second instruction cycle of the timer mode register $B$ is written to. Initialization of timer $B$ by writing data into the timer load register should be performed after the contents of TMB are changed.

Timer Mode Register C (TMC: S00D): The timer mode register $C$ is a 4-bit write only register which selects the auto-reload function and prescaler divide ratio as table 18 shows. The timer mode register $C$ is initialized to $\$ 0$ at MCU reset.

The contents of the timer mode register $C$ can be changed from the second instruction cycle of writing into this. Therefore, it is required to initialize the timer $C$ after the contents of the timer mode register $C$ has been changed completely.

Timer B (TCBL: \$00A, TCBU: \$00B, TLRL: SOOA, TLRU: SOOB): Timer B consists of an 8bit write-only timer load register, and an 8-bit read-only timer/event counter. Each of them has low-order digits (TCBL: \$00A, TLRL: \$00A) and high-order digits (TCBU: \$OOB, TLRU: \$00B). (Refer to figure 15.)

The timer/event counter can be initialized by writing data into the timer load register. In this case, write the low-order digits first, and then the high-order digits. The timer/event

Table 16. Timer Mode Register A

| TMA3 | TMA2 | TMA1 | TMAO | Source prescaler, input clock period, operation mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | ? | 0 | PSS, $2048 \mathrm{t}_{\text {cyc }}$ | Timer A mode |
|  |  |  | 1 | PSS, $1024 \mathrm{t}_{\text {cyc }}$ |  |
|  |  | - | 0 | PSS, $512 \mathrm{t}_{\mathrm{cyc}}$ |  |
|  |  |  | 1 | PSS, $128 \mathrm{t}_{\mathrm{cyc}}$ |  |
|  | 1 | 0 | 0 | PSS, $32 \mathrm{t}_{\text {cyc }}$ |  |
|  |  |  | 1 | PSS, $8 \mathrm{t}_{\mathrm{cyc}}$ |  |
|  |  | 1 | 0 | PSS, $4 \mathrm{t}_{\text {cyc }}$ |  |
|  |  |  | 1 | PSS, $2 \mathrm{t}_{\mathrm{cyc}}$ |  |
| 1 | 0 | 0 | 0 | PSW, $32 \mathrm{tsubcyc}^{\text {d }}$ | Time base mode |
|  |  |  | 1 | PSW, 16 tsubcyc |  |
|  |  | 1 | 0 | PSW, 8 tsubcyc |  |
|  |  |  | 1 | PSW, 2 tsubcyc |  |
|  | 1 | 0 | 0 | PSW, TCA reset |  |
|  |  |  | 1 |  |  |
|  |  | 1 | 0 |  |  |
|  |  |  | 1 |  |  |

[^10]counter is initialized when the high-order digit is written. The timer load register is initialized to $\$ 00$ by the MCU reset.

The counter value of timer B can be obtained by reading the timer/event counter. In this case, read the high-order digits first, and then the low-order digits. The count value of the low-order digit is obtained when the highorder digit is read.

Timer C (TCCL: SOOE, TCCU: SOOF, TCRL: \$00E, TCRU: \$00F): Timer C is consisted of the 8 -bit write-only timer load register and the 8 -bit read-only timer/counter. These are individually consisted of low-order digits (TCCL: \$00E, TCRL: \$00E) and highorder digits (TCCU: \$00F, TCRU: \$00F). The operation mode of timer $C$ is the same as that of timer B.

## Table 17. Timer Mode Register B

| TMB3 | Auto-reload Function |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Prescaler Divide Ratio,

| TMB2 TMB1 | TMBO | Prescaler Divide Ratio, <br> Clock Input Source |  |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | $\div$ | 2048 |
| 0 | 0 | 1 | $\div$ | 512 |
| 0 | 1 | 0 | $\div$ | 128 |
| 0 | 1 | 1 | $\div$ | 32 |
| 1 | 0 | 0 | $\div$ | 8 |
| 1 | 0 | 1 | $\div$ | 4 |
| 1 | 1 | 0 | $\div$ | 2 |
| 1 | 1 | 1 | $\overline{\mathrm{NT}}_{1}$ (External Event Input) |  |

Table 18. Timer Mode Register C

| TMC3 | Auto-reload Function |
| :--- | :--- |
| 0 | No |
| 1 | Yes |


| TMC2 | TMC1 | TMCO | Prescaler Divide Ratio, <br> Clock Input Source |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | $\div$ | 2048 |
| 0 | 0 | 1 | $\div$ | 1024 |
| 0 | 1 | 0 | $\div$ | 512 |
| 0 | 1 | 1 | $\div$ | 128 |
| 1 | 0 | 0 | $\div$ | 32 |
| 1 | 0 | 1 | $\div$ | 8 |
| 1 | 1 | 0 | $\div$ | 4 |
| 1 | 1 | 1 | $\div$ | 2 |

## Input/Output

The MCU provides $26 \mathrm{I} / \mathrm{O}$ pins and 4 input only pins including 10 high current pins ( 15 mA max). 26 I/O pins contain pull-up MOS controllable by program.

When every I/O is used as an input, the data control register (DCR) controls ON/OFF of the output buffer. Table 19 shows the I/O pin circuit type.
The configuration of I/O buffers are shown in figure 19.

Table 19. I/O Pin Circuit Type

| 1/0 pins | Circuit | Applicable pins |
| :---: | :---: | :---: |
| I/O common pins (with pull-up MOS) |  | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{9} \\ & \mathrm{RO} \mathrm{O}_{0}-\mathrm{RO} \\ & \mathrm{O}_{3} \\ & \mathrm{R} 1_{0}-\mathrm{R} 1_{3} \\ & R 2_{0}-\mathrm{R} 2_{3} \\ & \mathrm{R} 3_{0}-\mathrm{R} 3_{3} \end{aligned}$ |
|  |  | $\overline{\text { SCK }}$ |
| Output pins (with pull-up MOS) |  | $\begin{aligned} & \text { SO } \\ & \text { TIMO } \end{aligned}$ |
| Input pins | (1) CO | $\begin{aligned} & \overline{\mathrm{INT}}_{0} \\ & \overline{\mathrm{INT}}_{1} \\ & \mathrm{SI} \end{aligned}$ |
|  |  | $\begin{aligned} & D_{10} \\ & D_{11} / \text { VCref } \end{aligned}$ |
|  |  | $\begin{aligned} & \mathrm{D}_{12} / \text { COMPO } \\ & \mathrm{D}_{13} / \mathrm{COMP1} \\ & \left(\begin{array}{l} \text { Multiplexed } \\ \text { with analog } \\ \text { inputs } \end{array}\right) \end{aligned}$ |

Note: Refer to table 20, Note 3 about $\mathrm{RO}_{2} / \mathrm{SO}$.

Port D: Port D is consisted of 10 1-bit I/O ports and 4 input ports. Ports $\mathrm{D}_{0}-\mathrm{D}_{9}$ are high current I/O ports ( 15 mA max). The sum of the current for all ports is up to 100 mA . Port D can be set/reset by SED/RED and SEDD/REDD instructions, and can be tested by TD/TDD instructions. An output data is stored in the port data register.

ON/OFF of the output buffer for port $D$ can be controlled by the data control registers for port $D$ (DCRB, DCRC, DCRD). The DCR is located on the memory address area. Pins $\mathrm{D}_{10}-\mathrm{D}_{13}$ are input only pins.

Two operation modes are available to pins $D_{12}$ and $D_{13}$ : digital input mode and analog input mode. The operation modes can be selected by the port mode register (PMRB; bits 1,0 ). In the digital input mode, these pins can be used as input with the same characteristics as other I/O pins. In the analog input mode, users can read the result of the comparison between the reference voltage as an input data. The reference voltage is input by $\mathrm{D}_{11} /$ VCref.

Port R: Port R, consisted of 16 4-bit I/O ports, can receive/transmit data by LAR/LRA and LBR/LRB instructions. An output data is stored in data register (PDR) of each pin.

ON/OFF of the output buffer for port R can be controlled by the data control registers for port R (DCRO-DCR3).

The DCR is located on the memory address area.

Pins $\mathrm{RO}_{0}, \mathrm{RO}_{1}, \mathrm{RO}_{2}$ are multiplexed with $\overline{\mathrm{SCK}}$, SI, SO, respectively.

Pins $\mathrm{R}_{1}, \mathrm{R}_{2}, \mathrm{R}_{3}$ are multiplexed with TIMO, $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}$, respectively. Refer to figure 18.

Controlling the pull-up MOS: All I/O ports, except for pins $\mathrm{D}_{10}-\mathrm{D}_{13}$, contain pull-up MOS controllable by program.

Bit 3 of the port mode register B (PMRB3) controls ON/OFF of all pull-up MOS simultaneously. Pull-up MOS is controlled by the port data register (PDR) of each pin. Therefore, each bit of pull-up MOS can be individually ON and OFF. Refer to table 20.

Unused I/O Pins: If unused pins are left floating, the LSI may malfunction because of noise. The I/O pins should be fixed as follows to prevent this; pull-up with $\mathrm{V}_{\mathrm{CC}}$ through internal pull-up MOS, or pull-up with $\mathrm{V}_{\mathrm{CC}}$ through a resistor $100 \mathrm{k} \Omega$ approx.


Figure 17. Configuration of $D_{12}, D_{13}$

SMR (Serial Mode Reg.) ADR $=\$ 005$


PMRA (Port Mode Reg. A) ADR $=\$ 004$


PMRB (Port Mode Reg. B) ADR $=\$ 012$


| SMR | Port <br> Select |
| :---: | :--- |
| bit 3 |  |
| 0 | $R 0_{0}$ |
| 1 | $\overline{\text { SCK }}$ |


| PMRA | Port Select | PMRA | Port Select | PMRA | Port Select | PMRA | Port <br> Select |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit 3 |  | bit 2 |  | bit 1 |  | bit 0 |  |
| 0 | R33 | 0 | R32 | 0 | $\mathrm{RO}_{1}$ | 0 | $\mathrm{RO}_{2}$ |
| 1 | $\overline{\mathrm{INT}}{ }_{1}$ | 1 | $\overline{\mathrm{NT}}{ }_{0}$ | 1 | SI | 1 | So |


| PMRB | Pull up MOS ON/OFF | PMRB | Port Select | PMRB | Port Select | PMRB | Port Select |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit 3 |  | bit 2 |  | bit 1 |  | bit 0 |  |
| 0 | OFF | 0 | R3 ${ }_{1}$ | 0 | $\mathrm{D}_{13}$ | 0 | $\mathrm{D}_{12}$ |
| 1 | ON | 1 | TIMO | 1 | COMP1 | 1 | COMPO |

Figure 18. I/O Select Mode Register

Table 20. Input/Output by Program Control

| PRMB; bit 3 | 0 | 1 | 1 |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| DCR | 0 |  | 1 |  | 0 |  | 1 |  |
| PDR | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| PMOS (A) | - | - | - | ON | - | - | - | ON |
| NMOS (B) | - | - | ON | - | - | - | ON | - |
| Pull-up MOS | - | - | - | - | - | ON | - | ON |

Notes: 1. -: OFF
2. Combine the values of the mode registers above (PMRB3, DCR, PDR) to select input/output for PMOS (A), NMOS ( $B$ ), and the pull-up MOS individually.
The DCR and the PDR control each pin. And the PMRB3 controls ON/OFF of all pull-ups
3. The second bit of the miscellaneone register (MIS2) controls $\mathrm{RO}_{2} / \mathrm{SO}$. When MIS2 is 1 , PMOS
( A ) is OFF.

|  | $\mathrm{RO}_{2} / \mathrm{SO}$ <br> MIS2 <br> PMOS (A) |
| :--- | :--- |
| 0 | ON |
| 1 | OFF |

4. Correspondence between DCR's and pins are shown below:

| DCR | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
| DCRO | $\mathrm{RO}_{3}$ | $\mathrm{RO}_{2}$ | $\mathrm{RO}_{1}$ | $\mathrm{RO}_{0}$ |
| DCR1 | R13 | R12 | R11 | R10 |
| DCR2 | $\mathrm{R}_{2}$ | R22 | R21 | R20 |
| DCR3 | $\mathrm{R}_{3}$ | R32 | R31 | R30 |
| DCRB | D3 | D2 | D1 | DO |
| DCRC | D7 | D6 | D5 | D4 |
| DCRD | - |  | D9 | D8 |



Figure 19. Configuration of the Input/Output Buffer

## Reset

Bringing the RESET pin high resets the MCU. At power-on, or when obtaining the stablization time for oscillator, apply the RESET input for at least $t_{R C}$. In all other cases, at least
two instruction cycles of RESET input are required for the MCU reset.

Table 21 shows the parts initialized by MCU reset, and the status of each.

Table 21. Initial Value After MCU Reset

| Items |  | Initial value by MCU reset | Contents |
| :---: | :---: | :---: | :---: |
| Program Counter | (PC) | \$0000 | Execute program from the top of the ROM address. |
| Status | (ST) | 1 | Enable to branch with conditional branch instructions |
| Stack Pointer | (SP) | \$3FF | Stack level is 0 |
| Register V (Bank | Register) (V) | 0 | Bank 0 (Memory) |
| Interrupt | Interrupt Enable Flag (I/E) | 0 | Inhibit all interrupts |
| Flag/Mask | Interrupt Request Flag (IF) | 0 | No interrupt request |
|  | Interrupt Mask (IM) | 1 | Masks interrupt request |
| 1/O | Port Data Register (PDR) | All bits are 1 | Enable to transmit high |
|  | Data Control Register (DCR) | All bits are 0 | Output buffer is OFF (high impedance) |
|  | Port Mode Register A (PMRA) | 0000 | See port mode register $A$ |
|  | Port Mode Register B (PMRB) | 0000 | See port mode register B |
| Timer/Counter | Timer Mode Register A (TMA) | 0000 | See timer mode register $A$ |
| Serial Interface | Timer Mode Register B (TMB) | 0000 | See timer mode register B |
|  | Timer Mode Register C (TMC) | 0000 | See timer mode register C |
|  | Serial Mode Register (SMR) | 0000 | See serial mode register |
|  | Prescaler S | \$000 | - |
|  | Prescaler W | \$00 | - |
|  | Timer Counter A (TCA) | \$00 | - |
|  | Timer Counter B (TCB) | \$00 | - |
|  | Timer Counter C (TCC) | \$00 | - |
|  | Timer Load Register B (TLR) | \$00 | - |
|  | Timer Load Register C (TCR) | \$00 | - |
|  | Octal Counter | 000 | - |

Table 21. Initial Value After MCU Reset (Cont)

|  | Initial value <br> by MCU reset |  |  |  | Contents |
| :--- | :--- | :--- | :--- | :---: | :---: |
| LCD | LCD Control Register (LCR) | 000 | See LCD control register |  |  |
|  | LCD Mode Register (LMR) | 0000 | See LCD duty/clock control |  |  |
| DTMF Generator | Tone Generator Control Register (TGC) 000 | See tone generator control register |  |  |  |
|  | Tone Generator Mode Register (TGM) 0000 | See generator mode register |  |  |  |
| Bit Register | Low Speed On Flag (LSON) | 0 | See low power dissipation mode |  |  |
|  | Watch Dog Timer ON Flag (WDON) 0 | See timer C |  |  |  |
|  | Tone Generator Speed Flag (TGSP) 0 | See DTMF generation circuit |  |  |  |
| Miscelaneous Register | (MIS) |  |  |  |  |


| Item |  | After recovering from STOP mode by MCU reset | After MCU reset except for the left condition |
| :---: | :---: | :---: | :---: |
| Carry | (CA) | The contents of the items before MCU reset are not retained. It is necessary to initialize them by software. | The contents of the items before MCU reset are not retained. It is necessary to initialize them by software. |
| Accumulator | (A) |  |  |
| Register B | (B) |  |  |
| Register W | (W) |  |  |
| Registers X/SPX | (X/SPX) |  |  |
| Registers Y/SPY | (Y/SPY) |  |  |
| Serial Data Register | (SR) |  |  |
| RAM |  | The contents of RAM before MCU reset (just before STOP instruction) are retained. | Same as above |

## Internal Oscillator Circuit

Figure 20 gives an internal oscillator circuit. Ceramic filter can be connected to $\mathrm{OSC}_{1}$ -
$\mathrm{OSC}_{2}$. 32.768 kHz crystal oscillator can be connected to X1, X2. External clock operation is available to the system oscillator.


Figure 20. Internal Oscillator Circuit


Figure 21. Layout of Crystal and Ceramic Filter

Table 22. Examples of Oscillator Circuit

|  | Circuit Configuration | Circuit Constants |
| :---: | :---: | :---: |
| External clock Operation |  |  |
| Ceramic filter oscillator |  | Ceramic filter: CSB400P (Murata) $\begin{aligned} & R_{f}=1 \mathrm{M} \Omega \pm 20 \% \\ & C_{1}=C_{2}=220 \mathrm{pF} \pm 5 \% \end{aligned}$ <br> Ceramic filter: CSB800J <br> (Murata) $\begin{aligned} & R_{f}=1 M \Omega \pm 20 \% \\ & C_{1}=C_{2}=220 p F \pm 5 \% \end{aligned}$ |
| Crystal oscillator |  | Crystal: $32.768 \mathrm{kHz}:$ MX38T <br> (Nippon Denpa Kogyo) $\begin{aligned} & \mathrm{R}_{\mathrm{s}}=14 \mathrm{k} \\ & \mathrm{C}_{0}=1.5 \mathrm{pF} \\ & \mathrm{C}_{1}=6 \mathrm{pF} \pm 20 \% \\ & \mathrm{C}_{2}=20 \mathrm{pF} \pm 20 \% \end{aligned}$ |

Notes: 1. On the crystal and ceramic filter resonator, the upper circuit parameters are the one recommended by crystal or ceramic filter maker. The circuit parameters are changed by crystal, ceramic filter resonator and the floated capacitance in designing the board. In employing the resonator, please consult with the engineers of crystal or ceramic filter maker to determine the circuit parameter.
2. Wiring among $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}(\mathrm{X} 1, \mathrm{X} 2)$ and elements should be as short as possible, and never cross the other wirings. Refer to figure 21.
3. When the crystal ( 32.768 kHz ) is not used, the X 1 pin must be fixed to $V_{\mathrm{cc}}$ and the X 2 pin must be opened.

## Liquid Crystal Display (LCD)

The MCU contains 4 common signal pins, the controller, and the driver. The controller and the driver drive 32 segment signal pins. The controller is consisted of dispaly data RAM, the LCD control register (LCR), and the duty/ clock control register (LMR) (figure 22). 4 kinds of duties and the LCD clocks are
available by program control. And the MCU contains the dual port RAM. Thus displayed data can be transferred to segment signal pins automatically without program control. When you select 32 kHz oscillation clock as a LCD clock source, the system allows the LCD display even in the watch mode in which the system clock halts.


Figure 22. LCD Driver Configuration

## LCD Data Area and Segment Data ( $\mathbf{\$ 0 5 0} \mathbf{-}$

\$06F): Figure 23 shows a configuration of LCD RAM area. Each bit of this area, corresponds to 4 types of duties, can be transmitted to segment as a display data by programming the area corresponding to the duty.

LCD Control Register (LCR: \$013): The LCD control register is a 3-bit write only register which controls the blanking of the LCD, ON/OFF of the power switch and the display in the watch mode/subactive mode (table 23).

- Blank/Display

Blank: Segment signal is faden irrespective of the LCD RAM data.
Display: LCD RAM data is transmitted as a
segment signal.

- Power Switch ON/OFF OFF: Power switch is off.
ON: Power switch is on, and $V_{1}$ is $V_{c c}$.
- Watch Mode/Subactive mode Display OFF: In the watch mode/subactive mode, all common/segment pins are fixed to GND. And power switch is off.
ON: In the watch mode/subactive mode, LCD RAM data is transmitted as a segment signal.

LCD Duty/Clock Control Register (LMR: \$014): The LCD duty/clock control register is a write only register which specifies 4 kinds of display duties and reference clock for LCD (table 24).

|  | bit 3 | bit 2 | bit |  | bit 0 |  |  | bit 3 | bit 2 | bit 1 | bit 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 80 | SEG 1 | SEG 1 | SEG |  | SEG 1 | \$050 | 96 | SEG 17 | SEG 17 | SEG 17 | SEG 17 |  |
| 81 | SEG 2 | SEG 2 | SEG |  | SEG 2 | \$051 |  | SEG 18 | SEG 18 | SEG 18 | SEG 18 | \$061 |
| 82 | SEG 3 | SEG 3 | SEG |  | SEG 3 | $\begin{aligned} & \$ 052 \\ & \$ 053 \end{aligned}$ |  | SEG 19 | SEG 19 | SEG 19 | SEG 19 | \$062 |
| 83 | SEG 4 | SEG 4 | SEG |  | SEG 4 |  | 99 | SEG 20 | SEG 20 | SEG 20 | SEG 20 | \$063 |
| 84 | SEG 5 | SEG 5 | SEG |  | SEG 5 |  |  | SEG 21 | SEG 21 | SEG 21 | SEG 21 | \$064 |
| 85 | SEG 6 | SEG 6 | SEG 6 |  | SEG 6 |  |  | SEG 22 | SEG 22 | SEG 22 | SEG 22 | \$065 |
| 86 | SEG 7 | SEG 7 | SEG |  | SEG 7 | $\begin{cases}\$ 055 & 101 \\ \$ 056 & 102\end{cases}$ |  | SEG 23 | SEG 23 | SEG 23 | SEG 23 | \$066 |
| 87 | SEG 8 | SEG 8 | SEG |  | SEG 8 | $\begin{array}{ll} \$ 056 & 102 \\ \$ 057 & 103 \end{array}$ |  | SEG 24 | SEG 24 | SEG 24 | SEG 24 | \$067 |
| 88 | SEG 9 | SEG 9 | SEG 9 |  | SEG 9 | $\begin{array}{ll} \$ 057 & 103 \\ \$ 058 & 104 \end{array}$ |  | SEG 25 | SEG 25 | SEG 25 | SEG 25 | \$068 |
| 89 | SEG 10 | SEG 10 | SEG 10 |  | SEG 10 | $\begin{array}{ll} \$ 058 & 104 \\ \$ 059 & 105 \end{array}$ |  | SEG 26 | SEG 26 | SEG 26 | SEG 26 | \$069 |
| 90 | SEG 11 | SEG 11 | SEG 11 |  | SEG 11 |  |  | SEG 27 | SEG 27 | SEG 27 | SEG 27 | \$06A |
| 91 | SEG 12 | SEG 12 | SEG 12 |  | SEG 12 | $\begin{array}{ll} \text { \$05A } & 106 \\ \text { \$05B } & 107 \end{array}$ |  | SEG 28 | SEG 28 | SEG 28 | SEG 28 | \$06B |
| 92 | SEG 13 | SEG 13 | SEG 13 |  | SEG 13 | $\begin{array}{ll} \$ 05 B & 107 \\ \$ 05 C & 108 \end{array}$ |  | SEG 29 | SEG 29 | SEG 29 | SEG 29 | \$06C |
| 93 | SEG 14 | SEG 14 | SEG 14 |  | SEG 14 | \$05C 108 <br> \$05D 109 |  | SEG 30 | SEG 30 | SEG 30 | SEG 30 | \$06D <br> \$06E <br> \$06F |
| 94 | SEG 15 | SEG 15 | SEG 15 |  | SEG 15 | \$05D 109 <br> \$05E 110 <br> $\$ 05 F$ 111 |  | SEG 31 | SEG 31 | SEG 31 | SEG 31 |  |
| 95 | SEG 16 | SEG 16 | SEG 16 |  | SEG 16 |  |  | SEG 32 | SEG 32 | SEG 32 | SEG 32 |  |
| COM 4 COM 3 COM 2 COM 1 |  |  |  |  |  |  |  | COM 4 | COM 3 | COM 2 | COM 1 |  |

Figure 23. Configuration of LCD RAM Area

Table 23. LCD Control Register

| LCR | Watch Mode/SubActive Mode Display | LCR <br> bit 1 | Power Switch ON/OFF | LCR <br> bit 0 | Blank <br> /Display |
| :---: | :---: | :---: | :---: | :---: | :---: |
| bit 2 |  |  |  |  |  |
| 0 | OFF | 0 | OFF | 0 | Blank |
| 1 | ON | 1 | ON | 1 | Display |

Note: In case of LCD in the watch mode, use divider output of 32 kHz oscillator as an LCD clock and set LCR bit2 to 1 . When system oscillator divider output is used as an LCD clock, set LCD bit2 to 0 .

Table 24. LCD Duty/Clock Control Register
LMR

| bit 3 | bit 2 | bit 1 | bit 0 | Duty Select/Input Clock Select |
| :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 0 | 1/4 Duty |
|  |  | 0 | 1 | 1/3 Duty |
|  |  | 1 | 0 | 1/2 Duty |
|  |  | 1 | 1 | Static |
| 0 | 0 |  |  | CLO ( $32.768 \mathrm{kHz} / 64$; when 32.768 kHz oscillator is used) |
| 0 | 1 |  |  | CL1 ( $\mathrm{fyc}_{\text {c }} / 256$ ) |
| 1 | 0 |  |  | CL2 (f $\mathrm{cyc} / 2048$ ) |
| 1 | 1 |  |  | CL3 (Refer to table 25.) |

Note: $f_{\text {cyc }}$ is a system oscillator divider output.

LCR (LCD Control Reg.) ADR $=\$ 013$


LMR (LCD Mode Reg.) ADR $=\$ 014$


Figure 24. LCD Control Register

Table 25. LCD Frame Frequency




| Duty | 1/4 Duty |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { bit } 3 \\ & 0 \\ & \text { CLO } \end{aligned}$ | $\begin{aligned} & \text { bit } 2 \\ & 0 \end{aligned}$ | bit 3 <br> 0 <br> CL1 | $\begin{aligned} & \text { bit } 2 \\ & 1 \end{aligned}$ | $\begin{aligned} & \text { bit } 3 \\ & 1 \\ & \text { CL2 } \end{aligned}$ | $\begin{aligned} & \text { bit } 2 \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { bit } 3 \\ & 1 \\ & \text { CL3 } \end{aligned}$ | $\begin{aligned} & \text { bit } 2 \\ & 1 \\ & * \end{aligned}$ |
| $10 \mu \mathrm{~s}$ | 128 Hz |  | 97.7 Hz |  | 12.2 Hz |  | $6.1 \mathrm{~Hz} / 16 \mathrm{~Hz}$ |  |
| $5 \mu \mathrm{~s}$ | 128 Hz |  | 195.4 Hz |  | 24.4 Hz |  | $12.2 \mathrm{~Hz} / 16 \mathrm{~Hz}$ |  |

* Division ratio differs depending on the value of bit 3 of the timer mode register (TMA3).
(TMA3 $=0 /$ TMA3 $=1$ )
TMA3 $=0 \quad$ CL3 $=\mathrm{f}_{\text {cyc }} / 4096$
TMA3 $=1 \quad$ CL3 $=32.768 \mathrm{kHz} / 512$

Large LCD Panel Driving and Driving Voltage ( $\mathrm{V}_{\mathrm{LCD}}$ ): When using the large LCD panel, lower the dividing resistance by implementing the external resisters parallel to the internal dividing resistors (See the following figure).

Since the liquid crystal display board is of matrix configuration, the path of the charge/ discharge current through the load capacitors is very complicated. Moreover, as it
varies depending on display condition, a value of resistance cannot be simply determined by referring to the load capacitance of liquid crystal display. A value of resistance must be experimentally determined according to the demand for power consumption of the equipment in which the liquid crystal display is implemented.
Capacitor C ( 0.1 to $0.3 \mu \mathrm{~F}$ ) is recommended to be attached. In general, $R$ is $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$.


Figure 25. An Example of LCD Connection

The following figure shows a connection when changing the liquid crystal driving voltage ( $\mathrm{V}_{\mathrm{LCD}}$ ). In this case, power supply switch for dividing resistor (power switch) should be turned OFF (Bit 1 of the LCR register is 0 ).

## DTMF Generation Circuit

The MCU provides a dual tone multi-frequency (DTMF) generation circuit.

The DTMF signal consists of two sine waves to access the switching system.

Figure 26 shows DTMF keypad and frequencies. Press one of the keys to generate tones which corresponds to each frequencies. Figure 27 shows a block diagram of DTMF circuit.

The MCU uses oscillation frequency reduced to 400 kHz , a eighth of convensional one, to realize a low power consumption. In this case, the problem is a frequency deviation. The MCU provides transformed programmable dividers in addition to sine wave counters
and a control register to reduce a frequency deviation.

The DTMF generation circuit is controlled by the following three registers.

Tone Generator Mode Register (TGM: \$010): The TGM register is a 4 -bit write-only register which controls output frequencies (table 26), and is cleared to $\$ 0$ at MCU reset.

Tone Generator Control Register (TGC: S011): The TGC register is a 3-bit write-only register which controls start/stop of DTMF signal output (table 27), and is cleared to $\$ 0$ at MCU reset.

Tone Generator Speed Flag (TGSP: \$020, 2): The TGSP flag is a 1-bit register which can be set/reset by SEM/REM and SEMD/REMD instruction. The DTMF generation circuit generates output frequencies as table 26 shows when 400 kHz clock is selected. When 800 kHz clock is selected, the DTMF generation circuit generates equivalent frequencies by pulling TGSP flag high.


Figure 26. DTMF Keypad and Frequencies


Figure 27. Block Diagram of DTMF Circuit

Table 26. Tone Generator Mode Register

| bit 3 bit 2 | bit 1 | bit 0 | Output Frequencies |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Option | 0 | 0 | $\mathrm{f}_{\mathrm{R} 1}$ (: | 697 Hz ) | Output through TONER pin |
| (TONER output is not affected) | 0 | 1 | $\mathrm{f}_{\mathrm{R} 2}$ : | 770 Hz ) |  |
|  | 1 | 0 | $\mathrm{f}_{\mathrm{R} 3}$ : | 852 Hz ) |  |
|  | 1 | 1 | $\mathrm{f}_{\mathrm{R} 4}$ (: | 941 Hz ) |  |
| 00 | Option <br> (TONEC output |  | $\mathrm{f}_{\mathrm{C} 1}$ (: | $1,209 \mathrm{~Hz}$ ) | Output through TONEC pin |
| $0 \quad 1$ |  |  | $\mathrm{f}_{\mathrm{C} 2}$ (: | $1,336 \mathrm{~Hz}$ ) |  |
| 10 | is not affected) |  | $\mathrm{f}_{\mathrm{C3}}$ ( | $1,477 \mathrm{~Hz}$ ) |  |
| 1 |  |  | $\mathrm{f}_{\mathrm{C} 4}$ ( | $1,633 \mathrm{~Hz}$ ) |  |

Table 27. Tone Generator Control Register

| TGC1 | DTMF Enable Bit |
| :--- | :--- |
| 0 | DTMF Disable |
| 1 | DTMF Enable |


| TGC2 | TONER Output Control (Row) |
| :--- | :--- |
| 0 | Stop |
| 1 | TONER Output (Active) |


| TGC3 | TONEC Output Control (Column) |
| :--- | :--- |
| $\mathbf{0}$ | Stop |
| $\mathbf{1}$ | TONEC Output (Active) |

DTMF Output: The sine waves of row-group and high-group are individually converted from digital to analog in the D/A conversion circuit which provides high precision ladder resistance. The DTMF output pins (TONER, TONEC) transmits the sine waves of rowgroup and high-group, respectively. Figure 28
shows the TONE output equivalent circuit. Figure 29 shows the output waveform. One cycle of this wave consists of 32 slots. Therefore, the output waveform is stable with little distoration. And table 28 details the frequency deviation of the MCU from standard DTMF signals.

Table 28. Frequency Deviation of the MCU from Standard

| Standard DTMF (Hz) |  | MCU (Hz) | Deviation from Standard (\%) |
| :--- | :--- | :--- | :--- |
| R1 | 697 | 694.44 | -0.37 |
| R2 | 770 | 769.23 | -0.10 |
| R3 | 852 | 851.06 | -0.11 |
| R4 | 941 | 938.97 | -0.22 |
| C1 | 1,209 | $1,212.12$ | 0.26 |
| C2 | 1,336 | $1,333.33$ | -0.20 |
| C3 | 1,477 | $1,481.48$ | 0.30 |
| C4 | 1,633 | $1,639.34$ | 0.39 |



Figure 28. Tone Output Equivalent Circuit


Figure 29. Waveform of Tone Output

## Operating Modes

## Low Power Dissipation Mode

The MCU has five low power dissipation modes.

Active Mode: In the active mode, the MCU operates through clocks generated in the oscillator circuits: $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$.

Standby mode: Execute SBY instruction to put the MCU into the standby mode from the active mode. In standby mode, the oscillator circuit is active and interrupts, timer/counter, and the serial interface working. On the other hand, the CPU stops since the clock related to the instruction execution stops. Registers, RAM, and I/O pins retain the states they
were in just before the MCU went into standby mode.

Standby mode may be cancelled by inputting RESET or by asserting an interrupt request. In the former case the MCU is reset. If the interrupt enable flag is 1 after instruction execution, the interrupt is executed, while if it is 0 , the interrupt request is put on hold and normal instruction execution continues. In the later case, the MCU becomes active and executes the next instruction following the SBY instruction. (figure 31)

Figuer 31 shows the flowchart of the standby mode.

Table 29. Low Power Dissipation Mode Function

|  |  | Condition |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Mode | Activated by | System oscillator | Sub-system oscillator | Instruction execution ( $\phi$ CPU) | Peripheral interrupt ( $\phi_{\text {PER }}$ ) | Clock interrupt ( $\phi$ CLK) | RAM | Register <br> Flag | $1 / 0$ | Rleased by |
| Active <br> mode | RESET <br> release <br> Interrupt <br> request | Active | Active | Active | Active | Active | Active | Active | Active ${ }^{3}$ | RESET input STOP/SBY instruction |
| Standby mode | SBY instruction | Active | Active | Stop | Active | Active | Hold | Hold | Hold | RESET input Interrupt request |
| Stop mode | $\text { TMA3 = } 0,$ <br> Stop instruction | Stop | Active ${ }^{1}$ | Stop | Stop | Stop | Hold | Reset | High impedance ${ }^{3}$ | RESET input |
| Watch mode | TMA3=1, Stop instruction |  | Active | Stop | Stop | Active ${ }^{2}$ | Hold | Hold | Hold ${ }^{3}$ | Reset input $\overline{\mathrm{INT}_{0}}$ or Time A interrupt request |
| Sub-active ${ }^{4}$ mode | INTo from watch mode or Timer A interrupt request | Stop | Active | Active | Stop | Active ${ }^{2}$ | Active | Hold/ Active | Active ${ }^{3}$ | RESET input STOP/SBY instruction |

Notes:1. When you minimize the Icc, stop the oscillation by external circuit.
2. Refer to interrupt frame section for details.
3. Refer to table 30.
4. Sub-active mode is a functional option specified via function option list.
5. On using watch mode or Sub-active mode, 32.768 kHz Crystal oscillator is essential for MCU.

Table 30. I/O State in the Low Power Dissipation Mode

|  | Output | Input |  |
| :--- | :--- | :--- | :--- |
| Standby mode, <br> Watch mode | Stop mode | Active mode, <br> Sub-active |  |
| $\mathrm{D}_{0}-\mathrm{D}_{9}$ | Retained | High <br> impedance | Input enable |
| $\mathrm{D}_{10}-\mathrm{D}_{13}$ | Retained | High <br> impedance | Input enable |
| RO-R3 |  | Input enable |  |

Table 31. Operations in the low power dissipation mode

| Functions | Stop mode | Watch mode | Standby mode | Sub-active mode $^{3}$ |
| :---: | :---: | :---: | :---: | :---: |
| CPU | Reset | Hold | Hold | Active ${ }^{\text {a }}$ O |
| RAM | Hold | Hold | Hold |  |
|  |  |  |  |  |
| Timer A | Reset | Active | Active | Active |
| Timer B | Reset | Stop | Active | Stop |
| Timer C | Reset | Stop | Active ${ }^{2}$ | Stop |
| Serial | Reset | Stop ${ }^{4}$ | Active | Stop ${ }^{4}$ |
|  |  | CActive/ |  | (ex |
| LCD | Reset | Stop ${ }^{\text {a }}$ | Active $=$ 为 | Stop |
| DTMF | Reset | Reset | Active | Reset |
|  |  |  |  | - 1 Illollolon |
| 1/0 | Reset ${ }^{1}$ | Hold ${ }^{1}$ | Hold |  |

Notes: 1. Output pins are in the high impedance state.
2.
3. Sub-active mode is a functional option specified via functional option list.
4. When a clock is input in the external clock mode, transmit-receive operation is performed (Interrup processing stops).


Figure 30. MCU Operation Mode Transfer


Figure 31. MCU Operating Flowchart

Stop Mode: Execute STOP instruction to put the MCU into the stop mode when the MCU is in the active mode and TMA3 is 0 . In the stop mode, oscillator circuit and every function of the MCU stops.

Stop mode may be cancelled by resetting the MCU. At this time, as shown in figure 32, reset input must be applied at least to $t_{R C}$ to stabilize oscillation (Refer to AC Characteristics table). After stop mode is cancelled, RAM retains the state it was in just before the MCU went into stop mode, but the accumulator, register B , register W , registers $\mathrm{X} / \mathrm{SPX}$ and $\mathrm{Y} /$ SPY, and carry may not retain contents.

Watch Mode: The MCU enters Watch mode by the STOP instruction during Active mode
and TMA3 $=1$ or by the STOP or SBY instruction during Sub Active mode. Watch mode can be canceled by the RESET input or timer $\mathrm{A} / \overline{\mathrm{INT}_{0}}$ interrupt request. For a detailed description of the RESET input in canceling mode, see Stop mode section. If Watch mode is canceled by the timer $\mathrm{A} / \overline{\mathrm{INT}_{0}}$ interrupt request, the MCU enters either Active mode or Sub Active mode depending on the state of the LSON bit. When the MCU enters Active mode, the interrupt request is delayed for a half of the interrupt frame period ( $\mathrm{t}_{\mathrm{RC}}$ ) in order to wait stabilization of the system oscillation (figure 33). In this case, MCU operation is the same as that when canceling Standby mode (figure 31).

Sub-active Mode: In the sub-active mode,


Figure 32. Timing Chart of Recovering from Stop Mode


Figure 33. Interrupt Frame

## (0) HITACHI

the MCU operates with the clock generated in the oscillator circuit; X1-X2. Timer A/INT interrupt is generated in this mode with the timing synchronous with the interrupt frame timing.

Note that sub-active mode is a functional option. Therefore, sub-active is available for the devices provided with this option.

Interrupt Frame: In Watch mode and SubActive mode, the time-base clock ( $\phi_{\mathrm{CLK}}$ ) is applied to timer A and the INTo circuit. Prescaler $W$ and timer $A$ operates as the timebase and generate the timing clock for the interrupt frame. The interrupt frame period (T) depends on the state of the miscellaneous register as shown in figure 34.

In Watch mode and Sub Active mode, the
timer $\mathrm{A} / \overline{\mathrm{INT}_{0}}$ interrupt occurs synchronously with the interrupt strobe timing clock. When the MCU wakes up to Active mode from Watch mode, the interrupt request is delayed for a half of interrupt frame period ( $t_{R C}$ ). The falling edge of $\overline{\mathrm{INT}} \mathrm{T}_{0}$, which is input regardless of the interrupt frame clock cycle, is equivalent to that synchronous with the interrupt strobe clock just after the falling edge. During oscillation stabilization ( $\mathrm{t}_{\mathrm{RC}}$ ) the falling edge of $\overline{\mathrm{INT}}{ }_{0}$ is not recognized. An overflow and interrupt request in timer $A$ occurs synchronously with the interrupt strobe clock.

## Limitation on Use

Please pay attention to the following items.
When MCU goes from watch mode to active


Figure 34. Miscellaneous Register


Figure 35. $\overline{\text { INT }} \mathbf{0}$ Detect Timing
mode by timer A interrupt request under the following conditions, the timer A interrupt request flag (IFTA) and also the external interrupt request flag (IFO) will be set.
(1) MCU goes from active mode to watch mode in $\mathrm{INT}_{0}$ low state.
(2) $\overline{\mathrm{INT}} \mathrm{T}_{0}$ is low state during watch mode.
(3) MCU goes from watch mode to active mode by timer A interrupt in $\overline{\mathrm{INT}_{0}}$ low state.

Interrupt flag will be set by falling edge of $\mathrm{INT}_{0}$ input signal and will not be set without this edge in regular case. However the internal $\overline{\mathrm{INT}}_{0}$ signal is initialized during 1st $\mathrm{t}_{\mathrm{cyc}}$ after the MCU transition from watch mode to
active mode by timer A interrupt, therefore the falling edge will be generated internally with $\overline{\mathrm{INT}_{0}}$ low state during this $1 \mathrm{st} \mathrm{t}_{\mathrm{cyc}}$. This edge will cause to set IFO. (figure 35)

The $\overline{\mathrm{INT}} \mathrm{T}_{0}$ input must be high if MCU goes from watch mode to active mode by the timer $A$ interrupt.

## MCU Operating Sequence

The MCU operates accoriding to the flowchart shown in figures 36 to 38 .

Note that RESET input is asynchronous. Therefore, the MCU is reset immediately after the RESET input supply.


Figure 36. MCU Operating Sequence (Power ON)


IF: Interrupt Request Flag
IM: Interrupt Mask
I/E: Interrupt Enable Flag
PC: Program Counter
CA: Carry
ST: Statu

Figure 37. MCU Operating Sequence (MCU Operation Cycle)


Figure 38. MCU Operating Sequence (Low Power Mode Operation)

Pin Description in PROM Mode
The HD4074608 is a ZTAT microcomputer
incorporating PROM. In the PROM mode, the MCU does not operate and the HD4074608 can program the on-chip PROM.

| Pin No. |  | MCU Mode |  | PROM Mode |  | Pin No. |  | MCU Mode |  | PROM Mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FP-80B FP-80A |  | Pin Name | 1/0 | Pin Name | 1/0 | FP-80B | B FP-80A | Pin Name | 1/0 | Pin Name | 1/0 |
| 1 | 79 | $\mathrm{D}_{2}$ | 1/0 | $\mathrm{O}_{2}$ | 1/0 | 41 | 39 | SEG9 | 0 |  |  |
| 2 | 80 | $\mathrm{D}_{3}$ | 1/0 | $\mathrm{O}_{3}$ | 1/O | 42 | 40 | SEG10 | 0 |  |  |
| 3 | 1 | $\mathrm{D}_{4}$ | 1/0 | $\mathrm{O}_{4}$ | 1/O | 43 | 41 | SEG11 | 0 |  |  |
| 4 | 2 | $\mathrm{D}_{5}$ | 1/0 | $\mathrm{O}_{5}$ | 1/0 | 44 | 42 | SEG12 | 0 |  |  |
| 5 | 3 | $\mathrm{D}_{6}$ | 1/0 | $\mathrm{O}_{6}$ | 1/0 | 45 | 43 | SEG13 | 0 |  |  |
| 6 | 4 | $\mathrm{D}_{7}$ | 1/O | $\mathrm{O}_{7}$ | 1/0 | 46 | 44 | SEG14 | 0 |  |  |
| 7 | 5 | $\mathrm{D}_{8}$ | 1/0 |  |  | 47 | 45 | SEG15 | 0 |  |  |
| 8 | 6 | $\mathrm{D}_{9}$ | 1/0 |  |  | 48 | 46 | SEG16 | 0 |  |  |
| 9 | 7 | $\mathrm{D}_{10}$ | 1 | $V_{\text {pp }}$ |  | 49 | 47 | SEG17 | 0 |  |  |
| 10 | 8 | $\mathrm{D}_{11} / \mathrm{VC}_{\text {ref }}$ | 1 | $\mathrm{A}_{9}$ | 1 | 50 | 48 | SEG18 | 0 |  |  |
| 11 | 9 | $\mathrm{D}_{12} / \mathrm{COMPO}$ | 1 | $\overline{\mathrm{MO}}$ | 1 | 51 | 49 | SEG19 | 0 |  |  |
| 12 | 10 | $\mathrm{D}_{13} / \mathrm{COMP1}$ | 1 | $\overline{\mathrm{M} 1}$ | 1 | 52 | 50 | SEG20 | 0 |  |  |
| 13 | 11 | TEST | 1 | TEST | 1 | 53 | 51 | SEG21 | 0 |  |  |
| 14 | 12 | X1 | 1 | GND |  | 54 | 52 | SEG22 | 0 |  |  |
| 15 | 13 | X2 | 0 |  |  | 55 | 53 | SEG23 | 0 |  |  |
| 16 | 14 | GND |  | GND |  | 56 | 54 | SEG24 | 0 |  |  |
| 17 | 15 | R $\mathrm{O}_{0} / \overline{\text { SCK }}$ | 1/0 | $\mathrm{A}_{1}$ | 1 | 57 | 55 | SEG25 | 0 |  |  |
| 18 | 16 | $\mathrm{RO}_{1} / \mathrm{SI}$ | I/O | $\mathrm{A}_{2}$ | 1 | 58 | 56 | SEG26 | 0 |  |  |
| 19 | 17 | $\mathrm{RO}_{2} / \mathrm{SO}$ | 1/0 | $\mathrm{A}_{3}$ | 1 | 59 | 57 | SEG27 | 0 |  |  |
| 20 | 18 | $\mathrm{RO}_{3}$ | 1/0 | $\mathrm{A}_{4}$ | 1 | 60 | 58 | SEG28 | 0 |  |  |
| 21 | 19 | R10 | 1/0 | $\mathrm{A}_{5}$ | 1 | 61 | 59 | SEG29 | 0 |  |  |
| 22 | 20 | R11 | 1/0 | $\mathrm{A}_{6}$ | 1 | 62 | 60 | SEG30 | 0 |  |  |
| 23 | 21 | R12 | 1/O | $\mathrm{A}_{7}$ | 1 | 63 | 61 | SEG31 | 0 |  |  |
| 24 | 22 | R13 | 1/O | $\mathrm{A}_{8}$ | 1 | 64 | 62 | SEG32 | 0 |  |  |
| 25 | 23 | R 20 | 1/0 | $A_{0}$ | 1 | 65 | 63 | COM1 | 0 |  |  |
| 26 | 24 | R 21 | 1/O | $\mathrm{A}_{10}$ | 1 | 66 | 64 | COM2 | 0 |  |  |
| 27 | 25 | R22 | 1/0 | $\mathrm{A}_{11}$ | I | 67 | 65 | COM3 | 0 |  |  |
| 28 | 26 | $\mathrm{R}^{2}$ | 1/0 | $\mathrm{A}_{12}$ | 1 | 68 | 66 | COM4 | 0 |  |  |
| 29 | 27 | R30 | 1/0 | $\mathrm{A}_{13}$ | 1 | 69 | 67 | $V_{1}$ |  |  |  |
| 30 | 28 | R3 ${ }_{1}$ TIMO | 1/0 | $\mathrm{A}_{14}$ | 1 | 70 | 68 | $V_{2}$ |  |  |  |
| 31 | 29 | $\mathrm{R} 3_{2} / \overline{\mathrm{INT}}$ | 1/0 | $\overline{\mathrm{CE}}$ | 1 | 71 | 69 | $V_{3}$ |  | VCC |  |
| 32 | 30 | $\mathrm{R3}_{3} / \overline{\mathrm{NT}_{1}}$ | 1/0 | $\overline{\mathrm{OE}}$ | 1 | 72 | 70 | TONEC | 0 |  |  |
| 33 | 31 | SEG1 | 0 |  |  | 73 | 71 | TONER | 0 |  |  |
| 34 | 32 | SEG2 | 0 |  |  | 74 | 72 | $\mathrm{V} \mathrm{T}_{\text {ref }}$ |  | $\mathrm{V}_{\text {cc }}$ |  |
| 35 | 33 | SEG3 | 0 |  |  | 75 | 73 | $V_{C C}$ |  | Vcc |  |
| 36 | 34 | SEG4 | 0 |  |  | 76 | 74 | $\mathrm{OSC}_{1}$ | 1 | $V_{C C}$ |  |
| 37 | 35 | SEG5 | 0 |  |  | 77 | 75 | $\mathrm{OSC}_{2}$ | 0 |  |  |
| 38 | 36 | SEG6 | 0 |  |  | 78 | 76 | RESET | 1 | RESET | 1 |
| 39 | 37 | SEG7 | 0 |  |  | 79 | 77 | Do | 1/0 | Oo | 1/0 |
| 40 | 38 | SEG8 | 0 |  |  | 80 | 78 | $\mathrm{D}_{1}$ | 1/0 | $\mathrm{O}_{1}$ | 1/0 |

Note: I/O: Input/output pin, I: Input pin, O: Output pin

## $V_{\text {Pp }}$

Apply the programming voltage (12.5V $\pm$ 0.3 V ) to $\mathrm{V}_{\mathrm{Pp}}$.

## CE

Program the internal PROM and input the control signal to enable verify.
$\overline{\mathrm{OE}}$
Input the data output control signal when verify.
$\mathbf{A}_{\mathbf{0}}-\mathrm{A}_{14}$
$\mathrm{A}_{0}-\mathrm{A}_{14}$ are address input pins of the internal PROM.
$\mathrm{O}_{0}-\mathrm{O}_{7}$
$\mathrm{O}_{0}-\mathrm{O}_{7}$ are data bus $\mathrm{I} / \mathrm{O}$ pins of the internal PROM.
$\overline{\mathbf{M}_{\mathbf{0}}}, \overline{\mathbf{M}_{\mathbf{1}}}$
These are for PROM mode specification. To put the MCU into the PROM mode, pull $\overline{\mathrm{M}_{0}}$, $\overline{\mathrm{M}_{1}}$, and TEST low, and RESET high.


Figure 39. PROM Mode Pin Arrangement

## Programmable ROM Operation

The MCU on-chip PROM is programmed in PROM mode (figures 40, 41). PROM mode is set by bringing TEST, $\overline{\mathrm{M}_{0}}$, and $\overline{\mathrm{M}_{1}}$ low, and RESET high as shown in figure 40. In PROM mode, the MCU does not operate. It can be programmed like a standard 27256 EPROM using a standard PROM programmer and a 80 -to-28-pin socket adapter. Table 33 lists recommended PROM programmers and socket adapters.

Since an instruction of the HMCS400 series consists of 10 bits, the HMCS400 series microcomputer incorporate conversion circuit to use a general perpose PROM programmer. By this circuit, an instruction is read or programmed using 2 addresses, lower 5 bits and upper 5 bits as shown in figure 41. For example, if 8 kwords of on-chip PROM are programmed by a general purpose PROM programmer, 16 kbytes of addresses ( $\$ 0000$ $\$ 3 F F F$ ) should be specified.

## Programming And Verification

The MCU can be high-speed programmed without causing voltage stress or affecting data reliability.

Table 32 shows how programming and verification modes are selected.

Figure 42 is a programming flowchart, and figure 43 is a timing chart. For precautions on PROM programming, refer to ZTAT MCU OnChip PROM Characteristics and Precautions for Applications.

## Precautions

1. Addresses $\$ 0000$ to $\$ 3 F F F$ should be specfied if the PROM is programmed by a PROM programmer. If addresses of $\$ 4000$ or higher are accessed, the PROM may not be programmed or verified. Note that the plastic package type cannot be erased and reprogrammed. Data in unused addresses should be set to \$FF.
2. Be careful that the PROM programmer, socket adapter and LSI match. Using the wrong programmer of socket adapter may cause an overvoltage and damage the LSI. Make sure that the LSI is firmly fixed in the socket adapter, and that the socket adapter is firmly fixed in the programmer.
3. The PROM should be programmed with $\mathrm{V}_{\mathrm{Pp}}=12.5 \mathrm{~V}$. Other PROMs use 21 V . If 21 V is applied to the MCU, the LSI may be permanently damaged. 12.5 V is Intel's 27256 VPP. .

Table 32. PROM Mode Selection

|  | Pin |  |  |  |
| :--- | :---: | :---: | :---: | :--- |
| Mode | $\overline{\mathbf{C E}}$ | $\overline{\mathbf{O E}}$ | $\mathbf{V P P}$ | $\mathbf{0}_{\mathbf{0}}-\mathbf{O}_{\mathbf{7}}$ |
| Programming | Low | High | $\mathrm{V}_{\text {PP }}$ | Data input |
| Verify | High | Low | $\mathrm{V}_{\text {PP }}$ | Data output |
| Programming <br> inhibited | High | High | $\mathrm{V}_{\text {PP }}$ | High <br> impedance |

Table 33. PROM Programmers and Socket Adapters

| PROM Programmer |  | Socket Adapter |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Maker | Type name | Maker | Type name | Package Type |
| DATA I/O | 121B | Hitachi | HS460ESF01H | FP-80B |
|  | 29B |  | HS460ESF03H <br> Under Development | FP-80A |
| AVAL Corp | PKW-1000 | Hitachi | HS460ESF01H | FP-80B |
|  |  |  | HS460ESFO3H <br> Under Development | FP-80A |



Figure 40. PROM Mode Function Diagram


Figure 41. PROM Mode Memory Map


Figure 42. High Speed Programming Flowchart


Figure 43. PROM Program/Verify Timing

## Programming Electrical Characteristics

## DC Characteristics

( $V_{C C}=6 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, $\mathrm{Ta}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$, unless otherwise noted.)

| Item |  | Symbol | Min | Typ | Max | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}, \mathrm{~A}_{0}-\mathrm{A}_{14}, \overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 2.2 |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
| Input low voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}, \mathrm{~A}_{0}-\mathrm{A}_{14}, \overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ | $\mathrm{V}_{\text {IL }}$ | -0.3 |  | 0.8 | V |  |
| Output high voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}$ | V OH | 2.4 |  |  | V | $\mathrm{l}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ |
| Output low voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}$ | VoL |  |  | 0.4 | V | $\mathrm{l} \mathrm{OL}=1.6 \mathrm{~mA}$ |
| Input leakage current | $\mathrm{O}_{0}-\mathrm{O}_{7}, \mathrm{~A}_{0}-\mathrm{A}_{14}, \overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ | $\left\|\mathrm{L}_{\text {LI }}\right\|$ |  |  | 2 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=5.25 \mathrm{~V} / 0.5 \mathrm{~V}$ |
| V cC current |  | ICC |  |  | 30 | mA |  |
| VPP current |  | Ipp |  |  | 40 | mA |  |

AC Characteristics

| Item | Symbol | Min | Typ | Max | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address set-up time | $\mathrm{t}_{\mathrm{AS}}$ | 2 |  |  | $\mu \mathrm{S}$ | Figure 42* |
| $\overline{O E}$ set-up time | toes | 2 |  |  | $\mu \mathrm{S}$ |  |
| Data set-up time | $\mathrm{t}_{\mathrm{DS}}$ | 2 |  |  | $\mu \mathrm{s}$ |  |
| Address hold time | $\mathrm{t}_{\text {AH }}$ | 0 |  |  | $\mu \mathrm{s}$ |  |
| Data hold time | $\mathrm{t}_{\mathrm{DH}}$ | 2 |  |  | $\mu \mathrm{s}$ |  |
| Output disable delay time | $\mathrm{t}_{\mathrm{DF}}$ |  |  | 130 | ns |  |
| Vpp set-up time | tvps | 2 |  |  | $\mu \mathrm{s}$ |  |
| Program pulse width | tpw | 0.95 | 1.0 | 1.05 | ms |  |
| $\overline{\mathrm{CE}}$ pulse width when overprogramming | topw | 2.85 |  | 78.75 | ms |  |
| $V_{\text {CC }}$ set-up time | tvcs | 2 |  |  | $\mu \mathrm{s}$ |  |
| Data output delay time | toe | 0 |  | 500 | ns |  |

* Input Pulse level 0.8 to 2.2 V

Input rising/falling time $\leqq 20 \mathrm{~ns}$
Timing reference level $\begin{cases}\text { input } & : 1.0 \mathrm{~V}, 2.0 \mathrm{~V} \\ \text { output } & : 0.8 \mathrm{~V}, 2.0 \mathrm{~V}\end{cases}$

## Precautions on PROM Programming

## Principles of PROM Programming/ Erasing

The ZTAT microcomputer has the same type of the memory cell as the EPROM. The PROM is programmed by applying high voltage to the control gate and drain and injecting hot electrons into the floating gate, in the same way in the EPROM programming. The electrons in the floating gate remains stabilized, surrounded by the energy barrier of $\mathrm{SiO}_{2}$ film. By this electrons, the threshold voltage in the memory cell changes and the corresponding bit goes to 0 .

The hot electrons are reduced as over time. This reduction is caused by:

1. Ultraviolet light

The electrons are discharged by the ultraviolet light (erasure principle)
2. Heat

Theelectrons, which are excited by heat, are discharged
3. Application of high voltage $\cdots$ The number of electrons is reduced due to the high voltage which is applied to the control gate and drain

If there is any failure in the oxide film, the charge is markedly reduced; however, in general, such reduction does not occur, since devices which failed are usually excluded
during screening tests.
When the memory cell does not have any hot electrons in the floating gate, the corresponding bit goes to 1 .

## PROM Programming

PROM programming should be performed under specified voltage and timing conditions. The higher the program voltage ( $\mathrm{V}_{\mathrm{Pp}}$ ) and the longer the program pulse width (tpw), the more electrons will be injected into the memory cell. If an overvoltage is applied, a P-N junction may be permanently damaged. It is especially important to note that an overshoot occurs in the PROM writer. Moreover, negative voltage noise causes a parasitic transistor effect, which can reduce the apparent breakdown voltage.

During PROM programming, the ZTAT microcomputer is electrically connected with the PROM writer via the socket adapter. The user should ensure the following:

1. Confirm that the socket adapter is firmly connected to the PROM writer before beginning PROM programming.
2. Do not touch the socket adapter and the LSI during programming; this can cause faulty contacts, resulting in programming errors.


Figure 44. Cross Section of PROM Memory Cell

## PROM Reliability after Programming

In general, semiconductor devices retain their reliability, if some initial failures can be rejected. Initial failures can be rejected by adequate screening. "Baking" the device under high-temperature conditions is a screening method which eliminates initial shorttime data hold failures in the memory cell (See "Principles of PROM Programming/Eras-
ing"). ZTAT microcomputer devices realize good reliability because they have been subjected to such screening during the water fabrication process. It is recommended that the user expose the device to $150^{\circ} \mathrm{C}$ at one atmosphere after programming in order to verify device performance.

Figure 45 shows the recommended screening procedure.


* Exposure time is the period starting from when the temperature in the baking furnace reaches $150^{\circ} \mathrm{C}$.


## Figure 45. Recommended Screening Procedure

(note) If programming errors occur sequentially during PROM programming, the user should suspend programming and determine whether there is any trouble with the PROM writer or the socket adapter. If programming verification indicates errors in programming or after high-temperature exposure, please inform Hitachi of the trouble.

## RAM Addressing Mode

As shown in figure 46, the MCU has three RAM addressing modes: register indirect addressing, direct addressing, and memory register addressing.

Register Indirect Addressing: The W register, X register, and Y register contents (10 bits) are used as the RAM address.

Direct Addressing: A direct addressing instruction consists of two words, with the word (10 bits) following the opcode used as the RAM address.

Memory Register Addressing: The memory register ( 16 digits from $\$ 040$ to $\$ 04 F$ ) is accessed by executing the LAMR and XMRA instructions.

## ROM Addressing Mode and $P$ Instructions

The MCU has four kinds of ROM addressing modes, as shown in figure 47.

Direct Addressing Mode: The program can branch to any address in the ROM memory space by executing a JMPL, BRL, or CALL instruction. These instructions replace the 14 program counter bits ( $\mathrm{PC}_{13}$ to $\mathrm{PC}_{0}$ ) with the 14-bit immediate data.

Current Page Addressing Mode: The ROM memory space is divided into pages, with 256 words in each page. Page zero begins at address $\$ 0000$. By executing a BR instruction, the program can branch to an address in the current page. This instruction replaces the low-order eight bits of the program counter ( $\mathrm{PC}_{7}$ to $\mathrm{PC}_{0}$ ) with the 8 -bit immediate data.

When BR is on page boundary ( $256 \mathrm{n}+255$ ) (figure 48), executing a BR instruction transfers the PC contents to the next page according to the hardware architecture. Consequently, the program branches to the next page when the $B R$ is used on a page boundary. The HMCS400 series cross macro assembler has an automatic paging facility for ROM pages.

Zero Page Addressing Mode: By executing a CAL instruction, the program can branch to the zero page subroutine area, which is located at $\$ 0000-\$ 003 F$. When a CAL instruction is executed, 6-bit immediate data are placed in the low-order six bits of the program counter ( $\mathrm{PC}_{5}$ to $\mathrm{PC}_{0}$ ) and Os are placed in the high-order eight bits ( $\mathrm{PC}_{13}$ to $\mathrm{PC}_{6}$ ).

Table Data Addressing: By executing a TBR instruction, the program can branch to the address determined by the contents of the 4 -bit immediate data, accumulator, and $B$ register.

P Instruction: ROM data addressed by table data addressing can be referred to by a $P$ instruction (figure 49). When bit 8 in the referred ROM data is 1,8 bits of ROM data are written into the accumulator and $B$ register. When bit 9 is 1,8 bits of ROM data are written into the R1 and R2 port output register. When both bits 8 and 9 are 1, ROM data are written into the accumulator and $B$ register and also to the R1 and R2 port output register at the same time.

The $P$ instruction has no effect on the program counter.


Register Indirect Addressing


Direct Addressing


Memory Register Addressing

Figure 46. RAM addressing Mode

〔JMPL〕
(BRL)
(CALL)


Direct Addressing


Current Page Addressing


Zero Page Addressing


Table Data Addressing

Figure 47. ROM Addressing Mode
HITACHI


Figure 48. The Branch Destination by BR Instruction on the Boundary between Pages


Figure 49. P Instruction
HITACHI

## Instruction Set

The MCU provides 101 instructions which are classified into 10 groups as follows;

1. Immediate instruction
2. Register-to-register instruction
3. RAM address instruction
4. RAM register instruction
5. Arithmetic instruction
6. Compare instruction
7. RAM bit manipulation instruction
8. ROM address instruction
9. Input/output instruction
10. Control instruction

Tables 34-43 list their functions, and table 44 is an opcode map.

Table 34. Immediate Instructions


Table 35. Register-to-Register Instructions

| Operation | Mnemonic | Operation Code |  |  | Function | StatusWords/ <br> Cycles |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Load A from B | LAB | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |

Note: An operand is provided for the second word of LAW and LWA instruction by assembler automatically.

Table 36. RAM Address Instructions


Note: An operand is provided for the second word of LAW and LWA instruction by the assembler automatically.

## HD404608/HD4074608

Table 37. RAM Register Instructions


Note: ( XY ) and ( X ) have the following meaning:
(1) The instructions with (XY) have 4 mnemonics and 4 object codes for each (example of LAM ( XY ) is given below).
The op-code X or Y is assembled as follows.

| Mnemonic | $\mathbf{y}$ | $\mathbf{x}$ | Function |
| :--- | :--- | :--- | :--- |
| LAM | 0 | 0 |  |
| LAMX | 0 | 1 | $\mathrm{X} \mapsto \mathrm{SPX}$ |
| LAMY | 1 | 0 | $\mathrm{Y} \mapsto \mathrm{SPY}$ |
| LAMXY | 1 | 1 | $\mathrm{X} \mapsto S P X, Y \mapsto S P Y$ |

(2) The instructions with ( X ) have 2 mnemonics and 2 object codes for each (example of LMAIY $(X)$ is given below).
The op-code X is assembled as follows.

| Mnemonic | $\mathbf{x}$ | Function |
| :--- | :--- | :--- |
| LMAIY | 0 |  |
| LMAIYX | 1 | $\mathrm{X} \mapsto$ SPX |

## Table 38. Arithmetic Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Add Immediate to A | Al i | $1001000000 i_{3} i_{2} i_{1} \quad i_{0}$ | $A+i \rightarrow A$ | OVF | 1/1 |
| Increment B | 1B | $\begin{array}{llllllllll}0 & 0 & 0 & 1 & 0 & 0 & 1 & 1 & 0 & 0\end{array}$ | $B+1 \rightarrow B$ | NZ | 1/1 |
| Decrement B | DB | $\begin{array}{llllllllll}0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1\end{array}$ | $B-1 \rightarrow B$ | NB | 1/1 |
| Decimal Adjust for Addition | DAA | $\begin{array}{llllllllllll}0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & 1 & 0\end{array}$ |  |  | 1/1 |
| Decimal Adjust for Subtraction | DAS | $\begin{array}{lllllllllll}0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0\end{array}$ |  |  | 1/1 |
| Negate A | NEGA | 0000011100000000 | $\overline{\mathrm{A}}+1 \rightarrow \mathrm{~A}$ |  | 1/1 |
| Complement B | COMB | 01100100000000 | $\bar{B} \rightarrow B$ |  | 1/1 |
| Rotate Right A with Carry | ROTR | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0\end{array}$ |  |  | 1/1 |
| Rotate Left A with Carry | ROTL | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 1\end{array}$ |  |  | 1/1 |
| Set Carry | SEC | $\begin{array}{llllllllll}0 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & 1 & 1\end{array}$ | $1 \rightarrow C A$ |  | 1/1 |
| Reset Carry | REC | $\begin{array}{lllllllllll}0 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0\end{array}$ | $\mathrm{O} \rightarrow \mathrm{CA}$ |  | 1/1 |
| Test Carry | TC | $\begin{array}{llllllllll}0 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 1\end{array}$ |  | CA | 1/1 |
| Add A to Memory | AM | 000000000010000 | $M+A \rightarrow A$ | OVF | 1/1 |
| Add A to Memory | AMD d | 0100000010000 $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $M+A \rightarrow A$ | OVF | 2/2 |
| Add A to Memory with Carry | AMC | 00000000110000 | $\begin{aligned} & M+A+C A \rightarrow A \\ & O V F \rightarrow C A \end{aligned}$ | OVF | 1/1 |
| Add A to Memory with Carry | AMCD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $\begin{aligned} & \mathrm{M}+\mathrm{A}+\mathrm{CA} \rightarrow \mathrm{~A} \\ & \mathrm{OVF} \rightarrow \mathrm{CA} \end{aligned}$ | OVF | 2/2 |
| Subtract A from Memory with Carry | SMC | 000110000110000 | $\begin{aligned} & M-A-\overline{C A} \rightarrow A \\ & N B \rightarrow C A \end{aligned}$ | NB | 1/1 |
| Subtract A from Memory with Carry | SMCD d | $\begin{array}{llllllllll}0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $\begin{aligned} & M-A-\overline{C A} \rightarrow A \\ & N B \rightarrow C A \end{aligned}$ | NB | 2/2 |
| OR A and B | OR | $\begin{array}{llllllllll}0 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ | $A \cup B \rightarrow A$ |  | 1/1 |
| AND Memory with A | ANM | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & 0\end{array}$ | $A \cap M \rightarrow A$ | NZ | 1/1 |
| AND Memory with A | ANMD d | $\begin{array}{llllllllll}0 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \cap M \rightarrow A$ | NZ | 2/2 |
| OR Memory with A | ORM | $\begin{array}{llllllllll}0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0\end{array}$ | $A \cup M \rightarrow A$ | NZ | 1/1 |
| OR Memory with A | ORMD d | $\begin{array}{cccccccccc} 0 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ | $A \cup M \rightarrow A$ | NZ | 2/2 |
| EOR Memory with A | EORM | 00000000110100 | $A \oplus M \rightarrow A$ | NZ | 1/1 |
| EOR Memory with A | EORMD d | $\begin{array}{cccccccccc} 0 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ | $A \oplus M \rightarrow A$ | NZ | 2/2 |

Note: $n$ : Logical AND
u: Logical OR
$\oplus$ : Exclusive OR

## HITACHI

Table 39. Compare Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Immediate Not Equal to Memory | INEM i | $000000100 i_{3} i_{2} i_{1}$ io | $i \neq M$ | NZ | 1/1 |
| Immediate Not Equal to Memory | INEMD i,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \neq M$ | NZ | 2/2 |
| A Not Equal to Memory | ANEM | 000000000100 | $A \neq M$ | NZ | 1/1 |
| A Not Equal to Memory | AMEMD d | 0100000100 $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \neq M$ | NZ | 2/2 |
| B Not Equal to Memory | BNEM | 0000100000100 | $B \neq M$ | NZ | 1/1 |
| Y Not Equal to Immediate | YNEI i |  | $Y \neq \mathrm{i}$ | NZ | 1/1 |
| Immediate Less or Equal to Memory | ILEM i |  | $i \leqq M$ | NB | 1/1 |
| Immediate Less or Equal to Memory | ILEMD i, d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \leqq m$ | NB | 2/2 |
| A Less or Equal to Memory | ALEM | 00000010100 | $A \leqq M$ | NB | 1/1 |
| A Less or Equal to Memory | ALEMD d | 0100010100 $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \leqq M$ | NB | 2/2 |
| B Less or Equal to Memory | BLEM | $\begin{array}{lllllllllll}0 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ | $B \leqq M$ | NB | 1/1 |
| A Less or Equal to Immediate | ALEI i |  | $\mathrm{A} \leqq$ i | NB | 1/1 |

Table 40. RAM Bit Manipulation Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set Memory Bit | SEM $n$ |  | $1 \rightarrow M(n)$ |  | 1/1 |
| Set Memory Bit | SEMD n,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $1 \rightarrow M(n)$ |  | 2/2 |
| Reset Memory Bit | REM $n$ | $0001100000100 n$ | $0 \rightarrow M(n)$ |  | 1/1 |
| Reset Memory Bit | REMD n,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $0 \rightarrow M(n)$ |  | 2/2 |
| Test Memory Bit | TM n |  |  | $M(n)$ | 1/1 |
| Test Memory Bit | TMD n,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | $M(n)$ | 2/2 |

Table 41. ROM Address Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Branch on Status 1 | BR b | $11 b_{7} b_{6} b_{5} b_{4} b_{3} b_{2} b_{1} b_{0}$ |  | 1 | 1/1 |
| Long Branch on Status 1 | BRL u | $\begin{array}{lllllllll}0 & 1 & 0 & 1 & 1 & 1 & p_{3} & p_{2} & p_{1}\end{array} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Long Jump Unconditionally | JMPL u | $\begin{array}{llllllll}0 & 1 & 0 & 1 & 0 & 1 & p_{3} & p_{2}\end{array} p_{1} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  |  | 2/2 |
| Subroutine Jump on Status 1 | CAL a |  |  | 1 | 1/2 |
| Long Subroutine Jump on Status 1 | CALL u | $\begin{array}{llllllll}0 & 1 & 0 & 1 & 1 & 0 & p_{3} & p_{2}\end{array} p_{1} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Table Branch | TBR p | $\begin{array}{llllllll}0 & 0 & 1 & 0 & 1 & 1 & p_{3} & p_{2}\end{array} p_{1} p_{0}$ |  |  | 1/1 |
| Return from Subroutine | RTN | 0000000100000 |  |  | 1/3 |
| Return from Interrupt | RTNI |  | $1 \rightarrow I / E$ <br> CA Restore | ST | 1/3 |

Table 42. Input/Output Instructions
$\left.\begin{array}{lllllllllllll}\text { Operation } & \text { Mnemonic } & \text { Operation } & \text { Code } & & \begin{array}{l}\text { Words/ } \\ \text { Cycles }\end{array} \\ \hline \text { Set Discrete I/O Latch } & \text { SED } & 0 & 0 & 1 & 1 & 1 & 0 & 0 & 1 & 0 & 0 & 1\end{array}\right)$

Table 43. Control Instructions

| Operation | Mnemonic | Operds/ <br> Cycles |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| No Operation | NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

*: Only when shifted from sub-active mode.

Table 44. Opcode Map



## Absolute Maximum Ratings

| Item | Symbol | Value | Unit | Note |
| :--- | :--- | :--- | :--- | :--- |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 | V |  |
| Programming Voltage | $\mathrm{V}_{\mathrm{PP}}$ | -0.3 to +14.0 | V | 2 |
| Terminal Voltage | $\mathrm{V}_{\mathrm{T}}$ | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
| Total Allowance of Input Current | $\Sigma \mathrm{l}_{\mathrm{O}}$ | 100 | mA | 3 |
| Total Allowance of Output Current | $-\Sigma \mathrm{l}_{\mathrm{O}}$ | 50 | mA | 4 |
| Maximum Input Current | $\mathrm{I}_{\mathrm{O}}$ | 4 | mA | 5,6 |
| Maximum Output Current | $-\mathrm{l}_{\mathrm{O}}$ | 40 | mA | 5,7 |
| Operating Temperature | $\mathrm{T}_{\text {opr }}$ | -20 to +75 | mA | 8,9 |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature (bias) | $\mathrm{T}_{\text {bias }}$ | -25 to +80 | ${ }^{\circ} \mathrm{C}$ |  |

Notes: 1. Permanent damage may occur if absolute maximum ratings are exceeded. Normal operation should be under the conditions of Electrical Characteristics. If these conditions are exceeded, it may cause a malfunction or affect the reliability of LSI.
2. $\mathrm{D}_{10}\left(\mathrm{~V}_{\mathrm{PP}}\right)$ of the HD4074608.
3. Total allowance of input current is the total sum of input current which flows in from all I/ O pins to GND simultaneously.
4. Total allowance of output current is the sum of the output current which flows out from $V_{c c}$ to all I/O pins simultaneously.
5. Maximum input current is the maximum amount of input current from each I/O pin to GND.
6. RO-R3
7. $D_{0}-D_{9}$
8. Maximum output current is the maximum amount of output current from $\mathrm{V}_{\mathrm{Cc}}$ to each $\mathrm{I} / \mathrm{O}$ pin.
9. $\mathrm{D}_{0}-\mathrm{D}_{9}, \mathrm{RO}-\mathrm{R} 3$.

## Electrical Characteristics

DC Characteristics
(HD404608: $\mathrm{V}_{\mathrm{cc}}=2.7 \mathrm{~V}$ to 6.0 V , HD4074608: $\mathrm{Vcc}_{\mathrm{cc}}=3.0 \mathrm{~V}$ to 5.5 V , $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-$ 20 to $+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & \hline \frac{\text { RESET, } \overline{\mathrm{SCK}},}{\overline{\mathrm{INT}}_{\mathrm{O}},} \\ & \overline{\mathrm{INT}}_{1} \end{aligned}$ | 0.9 VCC |  | $V_{C C}+0.3$ | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | $\mathrm{V}_{\mathrm{CC}}-0.3$ |  | $V_{c c}+0.3$ | V | External clock operation |  |
|  |  | SI | 0.9 VCC |  | $V_{C C}+0.3$ | V |  |  |
| Input Low Voltage | VIL | $\begin{aligned} & \text { RESET, } \overline{\text { SCK }}, \\ & \text { INTO }^{\text {INT }} \end{aligned}$ | -0.3 |  | 0.1 VCC | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | -0.3 |  | 0.3 | V | External clock operation |  |
|  |  | SI | -0.3 |  | 0.1 V CC | V |  |  |
| Output High Voltage | VOH | $\begin{aligned} & \overline{\text { SCK, TIMO }} \\ & \text { SO } \end{aligned}$ | $\mathrm{V}_{\mathrm{cc}}-1.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=0.5 \mathrm{~mA}$ |  |
| Output Low Voltage | VoL | $\begin{aligned} & \overline{\text { SCK, TIMO }} \\ & \text { SO } \end{aligned}$ |  |  | 0.4 | V | $1 \mathrm{LL}=0.4 \mathrm{~mA}$ |  |
| Input/Output <br> Leakage <br> Current | $\mid I_{\text {IL }}$ \| | RESET, $\overline{\text { SCK }}$, $\overline{\mathrm{NT}}_{0}, \overline{\mathrm{NT}}_{1}$, SI, SO, TIMO, $\mathrm{OSC}_{1}$ |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | 1 |
| Stop Mode Hold Voltage | $V_{\text {stop }}$ | VCC | 2 |  |  | V | Without 32kHz oscillator | 7 |
| Current <br> Dissipation in Active Mode | IcC1 | $\mathrm{V}_{\mathrm{cc}}$ |  | 400 | 1000 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V} \\ & \mathrm{fosc}=400 \mathrm{kHz} \end{aligned}$ | 2 |
|  | ICC2 | $\mathrm{V}_{\text {cc }}$ |  | 500 | 1500 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} \\ & \mathrm{DTMF}: \text { active } \\ & \mathrm{f}_{\mathrm{osc}}=400 \mathrm{kHz} \end{aligned}$ | 3 |
|  | $I_{\text {cc3 }}$ | $\mathrm{V}_{\text {cc }}$ |  | 1 | 2 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{osc}}=400 \mathrm{kHz} \\ & \mathrm{D}_{12}, \mathrm{D}_{13} \text { analog } \\ & \text { input mode } \end{aligned}$ | 4 |
| Current Dissipation in Standby Mode | $\mathrm{I}_{\text {stby }}$ | $\mathrm{V}_{\mathrm{CC}}$ |  | 200 | 500 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} \\ & \mathrm{LCD}: \mathrm{ON} \\ & \mathrm{f}_{\mathrm{osc}}=400 \mathrm{kHz} \end{aligned}$ | 5 |
| Current Dissipation in Stop Mode | $\mathrm{i}_{\text {stop }}$ | V'c |  | 1 | 10 | $\mu \mathrm{A}$ | $v_{c c}=3 v$ <br> Without 32kHz oscillator |  |
| Current Dissipation in Sub-active Mode | $\mathrm{I}_{\text {sub }}$ | $\mathrm{V}_{\text {cc }}$ |  | 50 | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{C C}=3 \mathrm{~V}$ |  |
|  |  |  |  | 35 | 70 | $\mu \mathrm{A}$ | LCD: ON | 6 |
| Current Dissipation in Watch Mode (1) | $I_{\text {wta } 1}$ | $\mathrm{V}_{\mathrm{cc}}$ |  | 5 | 15 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} \\ & \mathrm{LCD}: O F F \end{aligned}$ |  |
| Current Dissipation in Watch Mode (2) | ${ }^{\text {witc2 }}$ | $V_{\text {cc }}$ |  | 15 | 35 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} \\ & \mathrm{LCD}: \mathrm{ON} \end{aligned}$ |  |

Notes: 1. Excluding output buffer current.
2. The MCU is in the reset state. Input/output current does not flow.

- MCU in reset state
- RESET, TEST: Vcc

3. The MCU operates and $I / O$ current does not flow.

- $\mathrm{D}_{12}, \mathrm{D}_{13}$ digital input mode
- DTMF operates (Current flowing from $V T_{\text {ref }}$ to the GND is excluded.)

4. The $D_{12}$ and $D_{13}$ pins are analog input mode and $I / O$ current does not flow.

- VC ref $^{2} / D_{11}, C O M P O / D_{12}, C O M P 1 / D_{13}$ : GND
- DTMF does not operate

5. The timer operates and $I / O$ current does not flow.

- MCU is in standby mode
- Input/output is in reset state
- Serial interface: Stop
- $D_{12}, D_{13}$ : digital input mode
- DTMF: stop
- RESET: GND
- TEST: VCc

6. Applies to the HD404608.
7. RAM data retention

Input/Output Characteristics for Standard Pin
(HD404608: $V_{c c}=2.7 \mathrm{~V}$ to 6.0 V , HD4074608: $\mathbf{V}_{\mathrm{cc}}=3.0 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-$ 20 to $+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol Pin |  | min | typ | max | Test Conditions | Unit Note |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & D_{10}-D_{13} \\ & R 0-R 3 \end{aligned}$ | 0.7 V CC |  | $\mathrm{V}_{\mathrm{cc}}+0.3$ |  | V |  |
| Input Low Voltage | V IL | $\begin{aligned} & D_{10}-D_{13} \\ & R O-R 3 \end{aligned}$ | -0.3 |  | 0.3 V Cc |  | V |  |
| Output High Voltage | V OH | RO-R3 | $\mathrm{V}_{C C}-1.0$ |  |  | $-\mathrm{I}_{\mathrm{OH}}=0.5 \mathrm{~mA}$ | V |  |
| Pull-up MOS Current | $-I_{p}$ | RO-R3 | 5 | 40 | 90 | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{in}}=0 \mathrm{~V} \end{aligned}$ | $\mu \mathrm{A}$ |  |
| Output Low Voltage | V OL | RO-R3 |  |  | 0.4 | $\mathrm{loL}=0.4 \mathrm{~mA}$ | V |  |
| Input/Output Leakage Current | $\left\|I_{1 L}\right\|$ | $\mathrm{D}_{10}$ |  |  | 20 | $V_{\text {in }}=O V$ to $V_{C C}$ | $\mu \mathrm{A}$ | 2 |
|  |  | $\begin{aligned} & \mathrm{RO}-\mathrm{R} 3 \\ & \mathrm{D}_{11}-\mathrm{D}_{13} \end{aligned}$ |  |  | 1 |  |  | 1 |
| Input High Voltage | VIHA | $\mathrm{D}_{12}, \mathrm{D}_{13}$ <br> (Analog Compare mode) | $\begin{aligned} & \mathrm{VC}_{\text {ref }} \\ & +0.1 \end{aligned}$ |  |  |  | V |  |
| Input Low Voltage | VILA | $\mathrm{D}_{12}, \mathrm{D}_{13}$ <br> (Analog Compare mode) | , |  | $\begin{aligned} & \mathrm{VC}_{\text {ref }} \\ & -0.1 \end{aligned}$ |  | V |  |
| Analog Input Reference Voltage Scope | $\mathrm{V} \mathrm{C}_{\text {ref }}$ | VC ${ }_{\text {ref }}$ | 0 |  | $\mathrm{V}_{\mathrm{CC}}-1.2$ |  | V |  |

Notes: 1. Output buffer current is excluded.
2. The maximum value of the HD404608 is $1 \mu \mathrm{~A}$.

Input/Output Characteristics for High Voltage Pin
(HD404608: $V_{c c}=2.7 \mathrm{~V}$ to 6.0 V , HD4074608: $\mathrm{V}_{\mathrm{cc}}=3.0 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-$ 20 to $+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol Pin | min | typ | max | Test Conditions | Unit Note |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{D}_{0}-\mathrm{D}_{9}$ | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}+0.3$ |  | V |  |
| Input Low Voltage | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{D}_{0}-\mathrm{D}_{9}$ | -0.3 | $0.3 \mathrm{~V}_{\mathrm{CC}}$ |  | V |  |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{D}_{0}-\mathrm{D}_{9}$ | $\mathrm{~V}_{\mathrm{CC}}-1.0$ |  | $-\mathrm{I}_{\mathrm{OH}}=0.5 \mathrm{~mA}$ | V |  |
| Pull-up MOS <br> Current | $-\mathrm{I}_{\mathrm{P}}$ | $\mathrm{D}_{0}-\mathrm{D}_{9}$ | 5 | 40 | 90 | $\mathrm{~V}_{\mathrm{CC}}=3 \mathrm{~V}$, | $\mu \mathrm{A}$ |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{D}_{0}-\mathrm{D}_{9}$ |  |  | 2.0 | $\mathrm{l}_{\mathrm{OL}}=15 \mathrm{~mA}$ | V |
|  |  |  |  |  | $\mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 6 V |  |  |

Note: Output buffer current are excluded.

Liquid Crystal Circuit Characteristics
(HD404608: $\mathrm{V}_{\mathrm{cc}}=2.7 \mathrm{~V}$ to $6.0 \mathrm{~V}, \mathrm{HD} 4074608: \mathrm{V}_{\mathrm{cc}}=3.0 \mathrm{~V}$ to 5.5 V , GND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-$ 20 to $+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Segment Driver <br> Descending <br> Voltage | $V_{d s}$ | SEG1- |  | 0.6 | V | $\mathrm{I}_{\mathrm{d}}=3 \mu \mathrm{~A}$ |  |
| Common Driver <br> Descending <br> Voltage | $\mathrm{V}_{\mathrm{dc}}$ | COM1 - |  |  |  |  |  |
| COM4 |  |  |  |  |  |  |  |

Notes: 1. Descending voltage from the power supply pins V1, V2, V3, and GND to the segment and common pins.
2. Keep the relation $V_{C C} \geqq V 1 \geqq V 2 \geqq V 3 \geqq G N D$ when $V_{L C D}$ is supplied by external power supply.
3. $V_{\text {LCD }} \min =2.7 \mathrm{~V}$ (HD404608)
$\mathrm{V}_{\text {LCD }} \mathrm{min}=3.0 \mathrm{~V}$ (HD4074608)

DTMF Characteristics
(HD404608: $\mathrm{V}_{\mathrm{cc}}=2.7 \mathrm{~V}$ to 6.0 V , HD4074608: $\mathrm{V}_{\mathrm{cc}}=3.0 \mathrm{~V}$ to 5.5 V , GND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-$ 20 to $+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TONE Output Voltage (1) | $V_{\text {OR }}$ | TONER | 500 | 660 |  | mVrms | $\begin{aligned} & \mathrm{V}_{\text {ref }}-\mathrm{GND}=2.0 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega \end{aligned}$ | 1 |
| TONE Output Voltage (2) | $\mathrm{V}_{\text {OC }}$ | TONEC | 520 | 690 |  | mVrms | $\begin{aligned} & \mathrm{V}_{\text {ref }}-\mathrm{GND}=2.0 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega \end{aligned}$ | 1 |
| TONE Output Distortion | $\%_{\text {DIS }}$ |  |  | 3 | 7 | \% | Short circuit between TONER and TONEC, $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ | 2 |
| TONE Output Ratio | $\mathrm{dB}_{C R}$ |  |  | 2.5 |  | dB | Short circuit between TONER and TONEC, $R_{L}=100 \mathrm{k} \Omega$ | 2 |

Notes: 1. See figure 50.
2. See figure 51 .

## AC Characteristics

(HD404608: $\mathrm{V}_{\mathrm{cc}}=2.7 \mathrm{~V}$ to 6.0 V , HD4074608: $\mathrm{V}_{\mathrm{cc}}=3.0 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-$ 20 to $+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test <br> Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillation Frequency | $f_{\text {osc }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  | 400 |  | kHz | Devided into 4 |  |
|  |  |  |  | 800 |  | kHz |  |  |
|  |  | $\mathrm{X} 1, \mathrm{x} 2$ |  | 32.768 |  | kHz |  |  |
| Instruction Cycle Time | $\mathrm{t}_{\text {cyc }}$ |  |  | 10 |  | $\mu \mathrm{s}$ | fosc $=400 \mathrm{kHz}$ |  |
|  |  |  |  | 5 |  | $\mu \mathrm{S}$ | fosc $=800 \mathrm{kHz}$ |  |
| Oscillator Stabilization Time | $t_{\text {RC }}$ | $\mathrm{osc}_{1}, \mathrm{oSC}_{2}$ |  |  | 30 | ms | fosc $=400 \mathrm{kHz}$ | 1 |
|  |  |  |  |  | 30 | ms | fosc $=800 \mathrm{kHz}$ | 1 |
|  |  | X1, $\mathrm{X}^{2}$ |  |  | 3 | S | $\mathrm{T}_{\mathrm{a}}=-10$ to $+60^{\circ} \mathrm{C}$ | 2 |
| External Clock Frequency | $\mathrm{f}_{\mathrm{CP}}$ | $\mathrm{OSC}_{1}$ |  | 400 |  | kHz |  |  |
|  |  |  |  | 800 |  | kHz |  |  |
| External Clock High | $\mathrm{t}_{\mathrm{CPH}}$ | $\mathrm{OSC}_{1}$ | 1100 |  |  | ns | $\mathrm{f}_{\mathrm{CP}}=400 \mathrm{kHz}$ | 3 |
|  |  |  | 550 |  |  | ns | $\mathrm{ff}_{\mathrm{CP}}=800 \mathrm{kHz}$ | 3 |
| External Clock Low | $\mathrm{t}_{\text {cPL }}$ | $\mathrm{OSC}_{1}$ | 1100 |  |  | ns | $\mathrm{f}_{\mathrm{CP}}=400 \mathrm{kHz}$ | 3 |
|  |  |  | 550 |  |  | ns | $\mathrm{f}_{\mathrm{CP}}=800 \mathrm{kHz}$ | 3 |
| External Clock Rise Time | ${ }_{\mathrm{t}}^{\mathrm{CPr}}$ | $\mathrm{OSC}_{1}$ |  |  | 150 | ns | $\mathrm{f}_{\mathrm{CP}}=400 \mathrm{kHz}$ | 3 |
|  |  |  |  |  | 75 | ns | $\mathrm{f}_{\mathrm{CP}}=800 \mathrm{kHz}$ | 3 |
| External Clock Fall Time | ${ }_{\text {t }}^{\text {cPf }}$ | $\mathrm{OSC}_{1}$ |  |  | 150 | ns | $\mathrm{f}_{\mathrm{CP}}=400 \mathrm{kHz}$ | 3 |
|  |  |  |  |  | 75 | ns | $\mathrm{f}_{\mathrm{CP}}=800 \mathrm{kHz}$ | 3 |
| $\overline{\mathrm{NT}}_{0}$ High Level Width | ${ }^{\text {to }}$ | $\overline{\mathrm{INT}} 0$ | 2 |  |  | $t_{\text {cyc }} /$ ${ }^{\text {tsubcyc }}$ |  | 4, 6 |
| $\overline{\mathrm{INT}}_{0}$ Low Level Width | $\mathrm{tIOL}^{\text {L }}$ | $\overline{\mathrm{INT}}{ }_{0}$ | 2 |  |  | $t_{\text {cyc }} /$ ${ }^{\text {tsubcyc }}$ |  | 4, 6 |
| $\overline{\mathrm{NT}}_{1}$ High Level Width | $\mathrm{t}_{11 \mathrm{H}}$ | $\overline{\mathrm{INT}}_{1}$ | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 4 |
| $\overline{\mathrm{NT}}_{1}$ Low Level Width | $t_{11}$ | $\overline{\mathrm{INT}}_{1}$ | 2 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 4 |
| RESET High Level Width | $\mathrm{t}_{\text {RSTH }}$ | RESET | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 5 |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ | $\mathrm{D}_{10}$ |  |  | 90 | pF | $f=1 \mathrm{MHz}, \mathrm{V}_{\text {in }}=0 \mathrm{~V}$ | 8 |
|  |  | All pins except $D_{10}$ |  |  | 15 | pF | $f=1 \mathrm{MHz}, \mathrm{Vin}=0 \mathrm{~V}$ |  |
| RESET Fall Time | $t_{\text {RSTf }}$ |  |  |  | 20 | ms |  | 5 |
| Analog Comparator stabilization time | ${ }_{\text {t }}^{\text {CSTB }}$ | $D_{12}, D_{13}$ <br> (Analog input mode) |  |  | 2 | $\mathrm{t}_{\text {cyc }}$ |  | 7 |

Notes: 1. Oscillator stabilization time is the time until the oscillator stabilizes after $\mathrm{V}_{\mathrm{Cc}}$ reaches 2.7 V (HD4074608: $\mathrm{V}_{\mathrm{cc}}$ is 3.0 V ) after power-on, or after RESET goes high. At power-on or STOP mode release, RESET must be kept high for at least $t_{R C}$. Since $t_{R C}$ depends on the ceramic filter's circuit constant and stray capacitance, please get the manufacturer's advice when designing the RESET circuit.
2. Oscillation stabilization time it the time until the oscillator stabilizes after $\mathrm{V}_{\mathrm{cc}}$ reaches 2.7 V ( $\mathrm{HD} 4074608: \mathrm{V}_{\mathrm{CC}}$ is 3.0 V ) after power-on. Time required to stabilize the oscillator ( $\mathrm{t}_{\mathrm{RC}}$ ) must be obtained. Since $t_{R C}$ depends on the crystal circuit constant and stray capacitance, please get the manufacturer's advice.
3. See figure 52.
4. See figure 53. The unit $t_{c y c}$ is applied when the $M C U$ is in the standby mode or active mode.
5. See figure 54.
6. See figure 53. The unit tsubcyc is applied when the MCU is in the watch mode or sub-active mode. $\mathrm{t}_{\text {subcyc }}=244.14 \mu \mathrm{~s}$ (when 32.768 kHz crystal oscillation is used.)
7. Analog comparator stabilization time is the time until the analog comparator stabilizes and correct data can be read after entering $\mathrm{D}_{12} / \mathrm{D}_{13}$ into analog input mode.
8. The maximum value of the HD404608 is 15 pF .

## Serial Interface Timing Characteristics

(HD404608: $\mathrm{V}_{\mathrm{cc}}=2.7 \mathrm{~V}$ to 6.0 V , HD4074608: $\mathrm{V}_{\mathrm{cc}}=3.0 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-$ 20 to $+75^{\circ} \mathrm{C}$, unless otherwise noted)

AT Transfer Clock Output

| Item | Symbo | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer Clock Cycle Time | tscyc | $\overline{\text { SCK }}$ | 1 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 1.2 |
| Transfer Clock High, Low Level Width | tscki <br> tsckL | $\overline{\text { SCK }}$ | 0.5 |  |  | tscyc |  | 1.2 |
| Transfer Clock Rise, Fall Time | tsckr <br> tsckf | $\overline{\text { SCK }}$ |  |  | 200 | ns |  | 1.2 |
| Serial Output Data Delay Time | tbso | SO |  |  | 500 | ns |  | 1.2 |
| Serial Input Data Set-up Time | tssı | SI | 300 |  |  | ns |  | 1 |
| Serial Input Data Hold Time | tHSI | SI | 300 |  |  | ns |  | 1 |

AT Transfer Clock Input

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer Clock Cycle Time | tscyc | $\overline{\text { SCK }}$ | 1 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 1 |
| Transfer Clock High, Low Level Width | tsckn <br> tsckl | $\overline{\text { SCK }}$ | 0.5 |  |  | tscyc |  | 1 |
| Transfer Clock Rise, Fall Time | tsckr <br> tsckf | $\overline{\text { SCK }}$ |  |  | 200 | ns |  | 1 |
| Serial Output Data Delay Time | toso | SO |  |  | 500 | ns |  | 1.2 |
| Serial Input Data Set-up Time | tssı | SI | 300 |  |  | ns |  | 1 |
| Serial Input Data Hold Time | tHSI | SI | 300 |  |  | ns |  | 1 |
| Transfer Clock Completion Detect | tscкнд | $\overline{\text { SCK }}$ | 1 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 3 |

Notes: 1. See figure 55.
2. See figure 56.
3. Transfer Clock Completion Detect Timer is the period of high level after 8 pulses of transfer clock are inputted. SCl interrupt request flag is not set when the next transfer clock is input before Transfer Clock Completion Detect Time has passed.


Figure 50. TONE Output Load Circuit


Figure 51. Distortion dB Cr $^{\text {Load Circuit }}$


Figure 52. External Clock Timing


Figure 53. Interrupt Timing


Figure 54. Reset Timing


Figure 55. Timing Diagram of Serial Interface


Figure 56. Timing Load Circuit

## HD404608

Option List

| Date of Order |  |
| :--- | :--- |
| Customer |  |
| Dept. |  |
| Name |  |
| ROM Code Name |  |
| LSI Type Number |  |
| Hitachi's Entry | HD404608 |

Note: Please enter check marks in $\square(\square, \times, \vee)$.
(1) Functional Option

| $\square$ | With 32 kHz CPU Operation and With a Watch Time Base |
| :--- | :--- |
| $\square$ | Without 32 kHz CPU Operation and With a Watch Time Base |
| $\square$ | Without 32 kHz CPU Operation and Without a Watch Time Base |

(2) Package

| $\square$ | FP-80A |
| :--- | :--- |
| $\square \quad$ FP-80B |  |

(3) ROM Code Media

(4) Oscillator

| Main | Ceramic Filter Oscillator <br>  <br>  <br> Sub | $\square$ | $(\mathbf{f}=$ <br> $(\mathrm{f}=$ | $\mathrm{kHz})$ <br> $\mathrm{kHz})$ |
| :--- | :--- | :--- | :--- | :--- |
|  | $\square$ | 32.768 kHz Crystal Oscillator |  |  |
|  | $\square$ | Not Used |  |  |

## Description

The HD404678 is a 4 -bit single-chip HMCS400-series microcomputer for telephone applications which is designed to increase program productivity and incorporates a high-precision dual tone multi-frequency (DTMF) receiver that is especially suitable for answering machines.

## Features

- 8192 word $\times 10$ bit ROM
- 512 digit $\times 4$ bit RAM
- 48 I/O pins and 4 dedicated input pins
-16 large current output pins: Ten 15 mA Sinks (Maximum of 7 pins can be used at the same time) and six 10 mA Sources
- Four timer/counters
-One 8-bit free-running timer
-Three 8-bit reload-timer/event-counter/timeroutput circuits
- Built-in 2-channel clock synchronous 8-bit serial interface
- Built-in DTMF receiver
- Built-in reset voltage variable function
- 11 interrupt sources
-External sources: 4
-Timer/counter: 4
—Serial interface: 2
—DTMF receiver: 1
- Subroutine stack: up to 16 levels including interrupts
- Instruction cycle time: $2 \mu \mathrm{~s}$
- Two low-power dissipation modes
-Standby mode
-Stop mode
- Package
-64-pin flat plastic package (FP-64A)


## Program Development Support Tools

- Cross assembler and stimulator software for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PC
- Programming socket adapter for programming the EPROM-on-chip device


## -Under Development-

## Pin Arrangement



## Type of Products

Mask ROM type

| Part No. | Clock Frequency <br> (MHz) | Package |
| :--- | :--- | :--- |
| HD404678H | 4 | FP-64A |

zTAT type

| Part No. | Clock Frequency <br> (MHz) | Package |
| :--- | :--- | :--- |
| HD4074678H | 4 | FP-64A |

## Block Diagram



## Pin Description

| Function | Symbol | Pin No. | I/O |  |
| :---: | :---: | :---: | :---: | :---: |
| Power | $\mathrm{V}_{\mathrm{cc}}$ | 46 |  | Power supply voltage ( $5 \mathrm{~V} \pm 10 \%$ ) |
|  | GND | 22 |  | Connected to the ground |
| Test | TEST | 25 |  | Used for factory tests Connected to the $\mathrm{V}_{\mathrm{cc}}$ |
| Reset | RESET | 21 | 1 | Resets the MCU |
| Oscillator | OSC1, OSC2 | 23, 24 | 1 | Input pins for the internal oscillator circuit. Connected to the crystal oscillator or external oscillation circuit. External oscillation circuit can be connected to OSC 1. |
| Port | D0-D9 | 26-35 | I/O | Input/output ports. All bits can be accessed separately. Port pins are large current sink pins with pull-up MOS. |
|  | D10-D15 | 36-41 | I/O | Input/output ports. All bits can be accessed separately. Port pins are large current source pins with pull-down MOS. |
|  | R00-R73 | $\begin{aligned} & 1-20,47-54, \\ & 61-64 \end{aligned}$ | I/O | Input/output ports accessed with 4-bit-wide nibbles. Pins ROO-R53 are standard pins with pullup MOS while R60-R80 each has a pull-down MOS. |
|  | R80-R83 | 42-45 | 1 | An input port accessed with 4-bit-wide nibbles. Port pins are standard pins with pull-down MOS. |
| Interrupt | INTO-INT3 | 3, 4, 15, 16 | 1 | External interrupts. These pins are multiplexed with R32, R33/TIB, R62/TIC, and R63/TID, respectively. |
| Serial Communication Interface | $\overline{\text { SCKA }}$, $\overline{\text { SCKB }}$ | 5,9 | 1/0 | Transfer clock input/output pins for SCIA, SCIB. |
|  | SIA, SIB | 6, 10 | 1 | Receive data input pins for SCIA, SCIB. |
|  | SOA, SOB | 7, 11 | 0 | Transmit data output pins for SCIA, SCIB. |
| Timer | TIB, TIC, TID | 4, 15, 16 | 1 | External clock input pins for Timers B, C, and D. These pins are multiplexed with R33/INT1, R62/INT2, and R63/INT3, respectively. |
|  | $\begin{aligned} & \text { TOB, TOC, } \\ & \text { TOD 1, TOD2 } \end{aligned}$ | 17-20 | 0 | Timer output pins for Timers B, C, and D. These pins are multiplexed with R70, R71, R72, and R73, respectively. |
| DTMF | $\mathrm{AV}_{\text {cc }}$ | 55 |  | Power supply pin for the DTMF receiver analog block. Connect it as close as possible to the power supply to set $A V_{c c}$ at the same potential as $V_{c c}$. Stabilized power supply must be applied. |
|  | AGND | 60 |  | Power supply pin for the DTMF receiver analog block. Connect it as close as possible to the power supply to put AGND to the same potential as GND. |
|  | $V_{\text {ref }}$ | 59 |  | DTMF receiver analog block reference voltage. A stabilized voltage $\mathrm{AV}_{\mathrm{cc}} / 2$ must be applied. |
|  | AIN +, AIN- | 57,56 | 1 | DTMF signal input pins for the DTMF receiver. |
|  | GC | 58 | 0 | DTMF receiver gain control pin. |
| Reset Voltage Variable Circuit | $\mathrm{R}_{\text {ref }}$ | 45 | 1 | A reference voltage input pin for threshold voltage of the reset voltage variable circuitry. $R_{\text {ref }}$ is multiplexed with R83. |
|  | $\mathrm{R}_{\text {IN }}$ | 44 | 1 | An analog input pin of the reset voltage variable circuit. $\mathrm{R}_{\text {IN }}$ is multiplexed with R82. |

## Functional Description

## ROM Memory Map

The MCU contains an 8192 word $\times 10$ bit ROM area. The ROM memory map is shown in Figure 1 and is explained below.

Vector address area (\$0000-\$000F): Reserved for JMPL instructions that branch to the starting addresses of the reset and interrupt service routines. After the reset or interrupt routine is serviced, the program continues from the vector address.

Zero page subroutine area (\$0000-\$003F): Reserved for subroutines. The program branches to the subrou-
tine in the $\$ 0000-\$ 003 \mathrm{~F}$ area, in response to the CAL instruction.

Pattern area (\$0000-\$0FFF): ROM data in locations $\$ 0000$ through $\$ 0 \mathrm{FFF}$ can be referenced with the P instruction.

Program area (\$0000-\$1FFF): Used for program code.


Figure 1. ROM Memory Map

## RAM Memory Map

The MCU contains a $512 \times 4$ bit RAM area comprised of a data and stack area. In addition, interrupt control bits, special registers, and display data RAM are mapped in the same RAM memory space. The RAM memory map (Figure 2) is described in the following paragraphs.

Interrupt control bit area (\$000-\$003, \$022-\$023): Used for interrupt control (Figure 3). It can be accessed only by RAM bit manipulation instructions. However, the interrupt request flag cannot be set by software. The RSP bit is used only to reset the stack pointer.
Special registers are (\$004-\$01B, \$024-\$02C, \$030-\$037, \$03B-\$03E): Mode registers for external interrupt, serial interface, and timer, and data direction and data registers for I/O ports. As shown in Figure 2, these registers can be classified into three types: write-only, read-only, and read/write registers. The registers in special registers area are shown in Table 1. DTMF receiver related registers (\$024-\$02C) are shown in Table 29.

Register flag area (\$020-\$021): Used for the WDON flag which is one bit registers accessed by RAM bit manipulation instructions. This flag can be set by the SEM and SEMD instructions. This flag is shown in Figure 4.

Data area (\$040-\$04F, \$070-\$21F): The memory register (MR), 16 addresses deep ( $\$ 040-\$ 04 \mathrm{~F}$ ), can be accessed by the LAMR and XMRA instructions (Figure 5).
Stack area (\$3C0-\$3FF): Used for saving the contents of the program counter (PC), status (ST), and carry (CA). This area can be used as a 16-nesting-level subroutine stack in which one level requires 4 nibbles. The data to be saved and save conditions are shown in Figure 5. The program counter is restored by the RTN and RTNI instructions. Status and carry are restored by the RTNI instruction only. Any space not used is available data storage.


Figure 2. RAM Memory Map

## (0) HITACHI

Hitachi America Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

| bit 3 | bit 2 | bit 1 | bit 0 |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { IMO } \\ \text { (IM of } \overline{\mathrm{INTO}} \text { ) } \end{gathered}$ | $\begin{gathered} \text { IFO } \\ \text { (IF of } \overline{\mathrm{INT}} \text { ) } \end{gathered}$ | RSP <br> (Reset Stack <br> Pointer Bit) | I/E (Interrupt Enable Flag) | \$ 000 |
| IMTA <br> (IM of Timer A) | IFTA <br> (IF of Timer A) | $\begin{gathered} \text { IM1 } \\ \left.(\mathrm{IM} \text { of } \overline{\mathrm{INT}})_{1}\right) \end{gathered}$ | $\begin{gathered} \text { IF1 } \\ \text { (IF of } \overline{\mathrm{INT} T_{1}} \text { ) } \end{gathered}$ | \$ 001 |
| IMSA <br> (IM of Serial A) | $\begin{gathered} \text { IFSA } \\ \text { (IF of Serial A) } \end{gathered}$ | $\begin{gathered} \mathrm{IM} 2 \\ \left(\mathrm{IM} \text { of } \mathrm{INT}_{2}\right) \end{gathered}$ | $\begin{gathered} \text { IF2 } \\ \text { (IF of INT }{ }_{2} \text { ) } \end{gathered}$ | \$ 002 |
| $\begin{gathered} \text { IM3 } \\ \text { (IM of } \mathrm{INT}_{3} \text { ) } \end{gathered}$ | $\begin{gathered} \text { IF3 } \\ \text { (IF of } \mathrm{INT}_{3} \text { ) } \end{gathered}$ | IMSB <br> (IM of Serial B) | $\begin{gathered} \text { IFSB } \\ \text { (IF of Serial B) } \end{gathered}$ | \$ 003 |


| IMTC <br> (IM of Timer C) | IFTC <br> (IF of Timer C) | IMTB <br> (iM of Timer B) | IFTB <br> (IF of Timer B) |
| :---: | :---: | :---: | :---: |
| IMTR <br> (IM of Tone Receiver) | IFTR <br> (IF of Tone Receiver) | IMTD <br> (IM of Timer D) | IFTD <br> (IF of Timer D) |

IF: Interrupt Request Flag
IM: Interrupt Mask
I/E: Interrupt Enable Flag
SP: Stack Pointer

Note: Each bit in the interrupt control bits area is set by the SEM/SEMD instruction, is reset by the REM/REMD instruction, and is tested by the TM/TMD instruction. It is not affected by other instructions. Furthermore the interrupt request flag is not affected by the SEM/SEMD instruction.

The content of status becomes invalid when "Not Used" bit and RSP bit are tested by a TM/TMD instruction.

Figure 3. Configuration of Interrupt Control Bits Area

bit 1: W DON (Watch-Dog Timer ON Flag)
When W DON is 1 , Watch dog-timer is enabled. W DON is initialized to 0 after reset.
bit 3, bit 2, bit 0 : Not used, must not read and write.

Figure 4. Configuration of Register Flag Area


Figure 5. Configuration of Memory Register, Stack Area, and Stack Position

## Table 1. Special Registers

| Name | Address | Bit | Function |
| :---: | :---: | :---: | :---: |
| PMRA | \$004 | 0 | Selects R32/INTO pin mode |
|  |  | 1 | Selects R33/INT1 pin mode |
|  |  | 2 | Selects R62//INT2 pin mode |
|  |  | 3 | Selects R63//1NT3 pin mode |
| PMRB | \$005 | 0 | Selects R42 pin circuit type (CMOS/NMOS open drain) |
|  |  | 1 | Selects R52 pin circuit type (CMOS/NMOS open drain) |
|  |  | 2 | Selects R82/R ${ }_{\text {IN }}, \mathrm{R} 83 / \mathrm{R}_{\text {ref }}$ pin mode |
|  |  | 3 | Disables input fix resistor MOS |
| PMRC | \$006 | 0 | Selects R70/TOB pin mode |
|  |  | 1 | Selects R71/TOC pin mode |
|  |  | 2 | Seiects R72/TOD 1 pin mode |
|  |  | 3 | Selects R73/TOD2 pin mode |
| TMRA | \$007 | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \end{aligned}$ | Selects Timer A input clock |
|  |  | 3 | Resets Timer A |
| TMRB | \$008 | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & \hline \end{aligned}$ | Selects Timer B input clock |
|  |  | 3 | Enables auto-reload function |
| TORB | \$009 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Selects Timer B output mode |
|  |  | 2 | Selects PWM operation (Pulse Width Modulation) |
|  |  | 3 | Not used |
| TCBL/TLBL | \$00A | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | Low nibble of timer counter/timer load register (Timer B) |
| TCBU/TLBU | \$00B | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \\ & \hline \end{aligned}$ | High nibble of timer counter/timer load register (Timer B) |
| TMRC | \$00C | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \end{aligned}$ | Selects Timer C input clock |
|  |  | 3 | Enables auto-reload function |
| TORC | \$000 | $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | Selects Timer C output mode |
|  |  | 2 | Selects PWM operation |
|  |  | 3 | Not used |
| $\overline{\text { TCCL/TLCL }}$ | \$00E | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | Low nibble of timer counter/timer load register (Timer C) |
| TCCU/TLCU | \$00F | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \\ & \hline \end{aligned}$ | High nibble of timer counter/timer load register (Timer C) |
| TMRD | \$010 | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \end{aligned}$ | Selects Timer D input clock |
|  |  | 3 | Enables auto-reload function |

## Table 1. Special Registers (Cont'd.)

| Name | Address | Bit | Function |
| :---: | :---: | :---: | :---: |
| TORD | \$011 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Selects Timer D output mode |
|  |  | 2 | Selects PWM operation |
|  |  | 3 | Not used |
| TCDL/TLDL | \$012 | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | Low nibble of timer counter/timer load register (Timer D) |
| TCDU/TLDU | \$013 | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | High nibble of timer counter/timer load register (Timer D) |
| SMRA | \$014 | 0 | Selects R42/SOA pin mode |
|  |  | 1 | Selects R41/SIA pin mode |
|  |  | 2 | Selects R40/डSCA pin mode |
|  |  | 3 | Enables STS for SCIA |
| SCRA | \$015 | $\begin{aligned} & 0 \\ & 1 \\ & 2 \end{aligned}$ | Selects transfer clock source (SCIA) |
|  |  | 3 | Not used |
| SRAL | \$016 | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \\ & \hline \end{aligned}$ | SCIA data register low nibble |
| SRAU | \$017 | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \\ & \hline \end{aligned}$ | SCIA data register high nibble |
| SMRB | \$018 | 0 | Selects R52/SOB pin mode |
|  |  | 1 | Selects R51/SIB pin mode |
|  |  | 2 | Selects R50/ $\overline{\text { SCKB }}$ pin mode |
|  |  | 3 | Enables STS for SCIB |
| SCRB | \$019 | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & \hline \end{aligned}$ | Selects transfer clock source (SCIB) |
|  |  | 3 | Not used |
| SRBL | \$01A | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | SCIB data register low nibble |
| SRBU | \$01B | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | SCIB data register high nibble |
| DCRO | \$030 | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | RO port data control register |
| DCR1 | \$031 | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | R1 port data control register |

## Table 1. Special Registers (Cont'd.)

| Name | Address | Bit | Function |
| :---: | :---: | :---: | :---: |
| DCR2 | \$032 | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | R2 port data control register |
| DCR3 | \$033 | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \\ & \hline \end{aligned}$ | R3 port data control register |
| DCR4 | \$034 | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \\ & \hline \end{aligned}$ | R4 port data control register |
| DCR5 | \$035 | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | R5 port data control register |
| DCR6 | \$036 | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | R6 port data control register |
| DCR7 | \$037 | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | R7 port data control register |
| DCRB | \$03B | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | D0-D3 port data control register |
| DCRC | \$03C | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | D4-D7 port data control register |
| $\overline{\text { DCRD }}$ | \$03D | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | D8-D 11 port data control register |
| DCRE | \$03E | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | D 12-D 15 port data control register |

## Registers and Flags

The MCU has nine registers and two flags for CPU operations. They are illustrated in Figure 6 and described in the following paragraphs.

Accumulator (A), B register (B): The 4 -bit register accumulator and $B$ register are used to hold the results from the arithmetic logic unit (ALU) and to transfer data to/from memories, I/O, and other registers.

W register (W), X register (X), Y register (Y): W register is a 2-bit, and $X$ and $Y$ registers are 4-bit registers used for indirect RAM addressing. Y register is also used for D-port addressing.

SPX register (SPX), SPY register (SPY): The 4-bit registers SPX and SPY are used to assist the X and Y registers, respectively.

Carry (CA): Stores ALU overflow generated by the arithmetic operation. It is affected by the SEC, REC, ROTL, and ROTR instructions. Carry is pushed onto the stack during interrupt servicing, and popped from the stack by the RTNI instruction, but not by the RTN instruction.

Status (ST): Latches ALU overflow generated by the arithmetic and compare instructions, Not Zero from
the ALU, and results of bit tests. It is a branch condition of the BR, BRL, CAL, and CALL instructions. The contents of the status remain unchanged until the next arithmetic, compare, or bit test instruction is executed. ST becomes 1 after the BR, BRL, CAL, or CALL instruction is executed regardless if it is executed or skipped. The contents of the status are pushed onto the stack during interrupt servicing, and popped from the stack by the RTNI instruction, but not only by the RTN instruction.

Program counter (PC): The 14-bit program counter points to the address of the instruction being executed.
Stack pointer (SP): The 10-bit stack pointer contains the address of the stack area. SP is initialized to \$3FF by MCU reset. It is decremented by 4 when data is pushed onto the stack, and is incremented by 4 when data is popped from the stack. Since the high nibble of SP are set to " 1111 ", the stack can be used for up to 16 levels. SP is initialized to $\$ 3 \mathrm{FF}$ in two ways: MCU reset and RSP bit reset with the REM or REMD instruction.


Figure 6. Registers and Flags

## Reset

The MCU is reset at the rising edge of the reset signal. This signal should be asserted high for at least $\mathrm{t}_{\mathrm{RC}}$ to stabilize oscillation at power-on and when cancelling stop mode. In all other cases, reset input signal must be asserted high for at least three instruction cycles to reset the MCU.

From power-on to the beginning of normal oscillation, the MCU and I/O are undefined since reset input is not latched.

Values initialized by MCU reset are shown in Table 2.

## Table 2. Initial Values after MCU Reset

| Registers |  |  | Initial Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| Program Counter (PC) |  |  | \$0000 | The program is executed from ROM start address. |
| Status (ST) |  |  | "1" | The program performs conditional branch |
| Stack Pointer (SP) |  |  | \$3FF | The stack level becomes 0 |
| I/O Pin Output Registers | With pull-up MOS ports RO0-R53, D0-D9 (PDR) |  | "1" | Pulled up with input state |
|  | With pull-down MOS ports R60-R83, D 10-D 15 (PDR) |  | "0" | Pulled down with input state. (R8 port is a dedicated input port.) |
|  | Port Mode Registers A, C (PMRA, PMRC) |  | "0000" | See port mode registers A, C section |
|  | Port Mode Register B (PMRB) |  | "0000" | See port mode register B section |
|  | Data Control Registers (DCRO-7, DCRB-D) |  | "0000" | See data control register section |
| Interrupt Flag | Interrupt Enable Flag (1/E) |  | "0" | All interrupts are disabled |
|  | Interrupt Request Flag (IF) |  | "0" | No interrupt request occurs |
|  | Interrupt Mask (IM) |  | "1" | Interrupt request is masked |
| Mode Registers | Serial Mode Registers A, B, (SMRA, SMRB) |  | "0000" | See serial mode register section |
|  | Serial Clock Registers A, B (SCRA, SCRB) |  | "000" | See serial clock register section |
|  | Timer Mode Registers B-D (TMRB-TMRD) |  | "0000" | See timer mode registers B-D section |
|  | Timer Output Registers B-D (TORB-TORD) |  | "0000" | See timer output registers B-D section |
|  | Timer Mode Register A (TMRA) |  | "0000" | See timer mode register A section |
| Timer/Counter Serial Interface | Prescaler |  | \$000 | Reset |
|  | Timer/Event Counters B-D (TCB-TCD) |  | \$00 | Reset |
|  | Timer Counter A (TCA) |  | \$00 | Reset |
|  | Timer Load Registers B-D (TLRB-TLRD) |  | \$00 | Reset |
|  | Octal Counter |  | "000" | Reset |
| DTMF Receiver | Tone Receiver Control Register (TRC) |  | "000" | Reset |
|  | Low-group | Tone Receiver Mode Register (TRML) | \$0 | Reset |
|  |  | Tone Receiver Data Registers (TDLL, TDLM, TDLU) | \$000 | Reset |
|  | High-group | Tone Receiver Mode Register (TRMH) | \$0 | Reset |
|  |  | Tone Receiver Data Registers (TDHL, TDHM, TDHU) | \$000 | Reset |

Registers and flags except above become as follows after MCU reset.

## HD404678 Preliminary

## Interrupt

Eleven interrupt sources are available on the MCU: four external requests (INT0, INT1, INT2, INT3) and seven internal requests (Timer A, Timer B, Timer C, Timer D, Serial A, Serial B, DTMFR). For each source, an interrupt request flag (IF) and an interrupt mask (IM) are provided to control and maintain the interrupt requests. To control total interrupt operations, the interrupt enable flag ( $\mathrm{I} / \mathrm{E}$ ) is provided.

Since the vector addresses are shared between Timer B and INT2, between Serial A and Timer C, between Serial B and Timer D, and between INT3 and DTMFR, determining which request occurs must be done by software. Interrupt function table is shown in Table 3.

Interrupt control bits and interrupt processing: The interrupt control bits are mapped to addresses \$000 through \$003, and \$022 through \$023 of RAM space and are accessed by the RAM bit manipulation instruction. However, interrupt request flag (IF) cannot be set by software. The interrupt enable flag (I/E) and interrupt request flag (IF) are set to " 0 ' and the interrupt mask (IM) is set to " 1 " by MCU reset.

An interrupt control circuit block diagram is shown in Figure 7. Interrupt priority and vector addresses are shown in Table 4, and conditions of interrupt processing is shown in Table 5. When interrupt request flag is " 1 " and interrupt mask is ' 0 ", an interrupt request is generated. If the interrupt enable flag is " 1 " at that time, interrupt processing activates. Then a vector address corresponding to the interrupt request is generated from priority PLA.

An interrupt processing sequence and flowchart are shown in Figure 8 and Figure 9, respectively. When an interrupt is received, the current instruction execution finishes at the first cycle, then the contents of the carry, status, and program counter are pushed onto the stack in the second and third cycles, and the program jumps to the vector address area to restart instruction execution in the third cycle. For each vector address area, the JMPL instruction must be programmed to branch the starting address of interrupt routine. The interrupt request flag which causes processing must be reset by software.

## Table 2A.

| Item | After recovering from STOP mode by MCU reset | After all other MCU reset |
| :---: | :---: | :---: |
| Carry (CA) | The contents of the items just before MCU reset are not assured. It is necessary to initialize them by software again. | The contents of the items just before MCU reset are not assured. It is necessary to initialize them by software again. |
| Accumulator (A) |  |  |
| B Register (B) |  |  |
| W Register (W) |  |  |
| X/SPX Register (X/SPX) |  |  |
| Y/SPY Register (Y/SPY) |  |  |
| Serial Data Registers A, B (SRA, SRB) |  |  |
| RAM | The contents of RAM just before MCU reset (just before STOP instruction) are retained. |  |

## Table 3. Interrupt Function Table

| Interrupt Source | Interrupt Generation | Priority | Interrupt Vector Address | Interrupt Control Bit Address |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Interrupt Request Flag |  |  | Interrupt Mask |  |  |
|  |  |  |  | Symbol | Address | Bit | Symbol | Address | Bit |
| RESET | RESET pin = " H " <br> Variable voltage reset mode ( $\mathrm{R}_{\text {IN }}>\mathrm{R}_{\text {ref }}$ ) <br> Timer A (WDT) overflow | Note | \$0000 |  |  |  |  |  |  |
| $\overline{\text { NTO }}$ | $\overline{\mathrm{INTO}}$ pin falling edge detection | 1 | \$0002 | IFO | \$000 | 2 | IMO | \$000 | 3 |
| $\overline{\text { INT1 }}$ | $\overline{\text { INT1 }}$ pin falling edge detection | 2 | \$0004 | IF1 | \$001 | 0 | IM1 | \$001 | 1 |
| Timer A | Timer A overflow | 3 | \$0006 | IFTA | \$001 | 2 | IMTA | \$001 | 3 |
| INT2/Timer B | INT2 pin rising edge detection | 4 | \$0008 | IF2 | \$002 | 0 | IM2 | \$002 | 1 |
|  | Timer B overflow |  |  | IFTB | \$022 | 0 | IMTB | \$022 | 1 |
| Serial A/Timer C | Serial A transmit end Serial A transmit suspended | 5 | \$000A | IFSA | \$002 | 2 | IMSA | \$002 | 3 |
|  | Timer D overfiow |  |  | IFTC | \$022 | 2 | IMTC | \$022 | 3 |
| Serial B/Timer D | Serial B transmit end Serial B transmit suspended | 6 | \$000C | IFSB | \$003 | 0 | IMSB | \$003 | 1 |
|  | Timer D overflow |  |  | IFTD | \$023 | 0 | IMTD | \$023 | 1 |
| INT3/DTMFR | INT3 pin rising edge detection | 7 | \$000E | IF3 | \$003 | 2 | IM3 | \$003 | 3 |
|  | DTMF signal cycle measurement end |  |  | IFTR | \$023 | 2 | IMTR | \$023 | 3 |

Note: Highest priority - High input to the RESET pin

- Reset by watchdog timer mode
- Reset by variable voltage reset mode

Table 4. Vector Addresses and Interrupt Priority

| Reset, Interrupt | Priority | Vector <br> Addresses |
| :--- | :---: | :---: |
| RESET |  | $\$ 0000$ |
| $\overline{\text { INTO }}$ | 2 | $\$ 0002$ |
| $\overline{\text { INT1 }}$ | 2 | $\$ 0004$ |
| Timer A | 3 | $\$ 0006$ |
| $\overline{\text { INT2 } / T i m e r ~ B ~}$ | 4 | $\$ 0008$ |
| Serial A/Timer C | 5 | $\$ 000 \mathrm{~A}$ |
| Serial B/Timer D | 6 | $\$ 000 \mathrm{C}$ |
| $\mathrm{INT}_{3} / \mathrm{DTMFR}$ | 7 | $\$ 000 \mathrm{E}$ |

Table 5. Conditions of Interrupt Processing

| Interrupt Source <br> Interrupt Control Bit | $\overline{\mathrm{INT}}$ | $\overline{\mathrm{NT}}{ }_{1}$ | TimerA | $\begin{aligned} & \mathrm{INT}_{2} / \\ & \text { TimerB } \end{aligned}$ | SerialA/ <br> TimerC | SerialB/ <br> TimerD | $\mathrm{INT}_{3}$ / DTMFR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I/E | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| IFO - $\overline{\text { MO }}$ | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| IF1 - $\overline{\text { M1 }}$ | * | 1 | 0 | 0 | 0 | 0 | 0 |
| IFTA - $\overline{\text { MTA }}$ | * | * | 1 | 0 | 0 | 0 | 0 |
| IF2 - $\overline{\mathrm{IM} 2}$ | * | * | * | 1 * | 0 | 0 | 0 |
| IFTB • $\overline{\text { MTB }}$ | * | * | * | * 1 | 0 | 0 | 0 |
| IFSA - $\overline{\text { MSA }}$ | * | * | * | * | 1 * | 0 | 0 |
| IFTC • $\overline{\text { MTC }}$ | * | * | * | * | * 1 | 0 | 0 |
| IFSB - $\overline{\text { MSB }}$ | * | * | * | * | * | 1 | 0 |
| IFTD • $\overline{\text { MTD }}$ | * | * | * | * | * | * 1 | 0 |
| IF3 - $\overline{\mathrm{IM} 3}$ | * | * | * | * | * | * | 1 * |
| IFTR • $\overline{\text { MTR }}$ | * | * | * | * | * | * | * 1 |

*Don't Care.


Figure 7. Interrupt Control Circuit Block Diagram


Figure 8. Interrupt Servicing Sequence


Figure 9. Interrupt Processing Flowchart
HITACHI

Interrupt Enable Flag (I/E: \$000, 0): The interrupt enable flag controls enable/disable of all interrupt requests. It is reset by interrupt processing and set by the RTNI instruction. (Table 6)

## Table 6. Interrupt Enable Flag

| Interrupt Enable <br> Flag (I/E) | Interrupt |
| :--- | :--- |
| 0 | Disable |
| 1 | Enable |

External Interrupts ( $\overline{\text { INTO }}, \overline{\text { INT1 }}$, INT2, INT3): Four external interrupt pins are provided for the MCU. The external interrupt request flag is set at the falling edge of the INT0 and INT1 inputs. It is set at the rising edge of the INT2, and INT3 inputs.

When using INTO-INT3, the corresponding bit of port mode register A (PMRA: \$004) selects external interrupt input. If port mode register $A$ is set, the data control register of the corresponding pin is reset automatically, and external interrupt input is enabled. If port mode register $A$ is reset, external interrupt request flag is not set in spite of external interrupt signal input and interrupt processing is not performed since the external interrupt input signal is masked.
External Interrupt Request Flag (IF0: \$000, 2 IF1: \$001, 0 IF2: \$002, 0 IF3: 003, 2): External interrupt request flags IF0 and IF1 are set at the falling edge of the INT0 and INT1 inputs. IF2 and IF3 are set at the rising edge of the INT2 and INT3 inputs. (Table 7)

## Table 7. External Interrupt Request Flag

| External Interrupt Request <br> Flag (IFO, IF1, IF2, IF3) | Interrupt <br> Request |
| :--- | :--- |
| 0 | Disable |
| 1 | Enable |

External Interrupt Mask (IM0: \$000, 3 IM1: \$001, 1 IM2: \$002, 1 IM3: \$003, 3): The external interrupt request masks disable the interrupt request from the external interrupt request flags. (Table 8)

Table 8. External Interrupt Mask
Flag

| External Mask Flag <br> (IMO, IM1, IM2, IM3) | Interrupt <br> Request |
| :--- | :--- |
| 0 | Enable |
| 1 | Disable (mask) |

## Low Power Dissipation Mode

The MCU has two low-power dissipation modes, standby mode, and stop mode. The low-power dissipation mode functions are shown in Table 9, and MCU operation mode relationships are shown in Figure 10.

Standby Mode: The MCU enters standby mode when a SBY instruction is executed. In this mode, an oscillator, interrupt, timer/counter, and serial interface (one of each) continue to operate, but all instructionrelated clocks stop. This in turn stops the CPU, retains all RAM and register contents, and maintains current I/O pin status. The counter of the DTMF receiver continues to operate and the receiver retains the measurement value.
The standby mode is terminated by a RESET or interrupt request. After an interrupt request, the MCU resumes by executing the next instruction following the SBY instruction. Then, if the interrupt enable flag is " 1 ", the interrupt is processed. If the interrupt enable
flag is " 0 ", the interrupt request is left pending and normal instruction execution continues.

MCU operating flowchart in standby mode is shown in Figure 11.
Stop Mode: The MCU enters stop mode when a stop instruction is executed. In this mode, the oscillator stops, causing all MCU functions to also stop.
The stop mode is terminated by a RESET as shown in Figure 12. Reset must be High for at least one $t_{R C}$ to stabilize oscillation. (See the "AC Characteristics" section). During stop mode, all RAM contents are retained. When the MCU resumes after stop mode, the accuracy of the contents of the accumulator, B register, W register, X/SPX register, Y/SPY register, carry, and serial data register cannot be guaranteed.

## Table 9. Low Power Dissipation Mode Function

|  |  | Condition |  |  |  |  |  |  | DTMFR | Recovery Method |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low <br> Power Dissipation Mode | Instruction | Oscillator Circuit | Instruction Execution | Register, Flag | Interrupt Function | RAM | Input/ Output Pin | Timerl Counter, Serial Interface |  |  |
| Standby mode | SBY instruction | Active | Stop | Retained | Active | Retained | Retained2 | Active | Active | RESET input, interrupt request WDT |
| Stop mode | STOP instruction | Stop | Stop | RESET1 | Stop | Retained | High impedance | Stop | Stop | RESET input |

Notes: 1. The MCU recovers from STOP mode by RESET input. Refer to tables 1 and 2 for the contents of the flags and registers.
2. If an $I / O$ circuit is active, an $I / O$ current may flow, depending on the state of $I / O$ pin in standby mode. This is the additional current to the current dissipation in standby mode.


Figure 10. MCU Operation Mode Transition


Figure 11. MCU Operating Flowchart in Standby Mode


Figure 12. Timing Chart of Recovering from Stop Mode

## Internal Oscillator Circuit

A block diagram of the internal oscillator circuit is illustrated in Figure 13. Crystal can be used as shown in Table 10. External clock operation is also available.

Table 10. Example of Oscillator Circuits

|  | Circuit Configuration | Circuit Constants |
| :---: | :---: | :---: |
| External Clock Operation | Oscillator |  |
| Crystal Oscillator |  | $\mathrm{R}_{\mathrm{f}}:$ $1 \mathrm{MR} \pm 20 \%$ <br> $\mathrm{C}_{1}:$ $10-22 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}:$ $10-22 \mathrm{pF} \pm 20 \%$ <br> Crystal $:$ equivalent to circuit shown <br> $\mathrm{C}_{\mathrm{o}}:$ 7 pF max. <br> $\mathrm{R}_{\mathrm{s}}:$ $100 \Omega \max$. <br> $\mathrm{f}:$ $4.0 \mathrm{MHz}( \pm 0.01 \%)$ |

Notes:

1. The above circuit constants are recommended values provided by the oscillator manufacturer. They may change according to stray capacitance from the resonator or board, so please consult with the crystal manufacturer to determine the actual circuit parameters required.
2. Wiring between the OSC1/OSC 2 pin and an element must be as short as possible, and never cross other wiring. See the recommended layout of the crystal in Figure 14.


Figure 13. Internal Oscillator Circuit


Figure 14. Layout of Crystal Oscillator

## Input/Output

The MCU has 48 input/output pins and 4 dedicated input pins. All the input/output pins except the dedicated input port R8 have data control registers (DCR) that control the data direction. All ports, however, feature either a programmable pull-up MOS or pulldown MOS.

Several of the above pins are multiplexed with the input/output pins of peripheral circuits such as for the timer and serial interface. The peripheral circuit has priority on these pins. When set as a peripheral circuit's input or output, pin function and data direction for these pins are automatically selected accordingly.

I/O buffer configuration with pull-up and pull-down MOS is shown in Figures 15 and 16. The software directed I/O circuit control is shown in Tables 11 and 12. Several I/O types are available due to the combinations of the mode registers (PMRB, DCR, PDR) shown in these tables.

PMRB bit 3 controls on and off of all pull-up and pulldown MOS's. DCR and PDR control that of individual pins.
D Port: The D port is an I/O port having 16 I/O pins accessible on a bit basis. A maximum current of 15 mA can flow into each of the pins D0 to D9, with a total maximum current of less than 105 mA . In addition, D10-D15 can each act as a 10 mA maximum current source.

Pins D0-D9 and D10-D15 incorporate program controllable pull-up MOS and pull-down MOS, respectively. Data direction is controlled by the D port data control registers (DCRB-DCRE). DCR registers are mapped to RAM.

The D port can be set/reset with the SED/RED, SEDD/ REDD instructions and tested with the TD/TDD instructions.

R Port: The R port consists of 32 I/O pins and 4 dedicated input pins, and is accessible on a 4-bit basis. R0-R7 are I/O ports and R8 is an input port. R0-R5 and R6-R8 have program controllable pull-up MOS and pull-down MOS, respectively. Pull-down MOS is controlled by PDR (Port Data Register) on a bit basis. The data direction of the I/O ports is controlled by the R port data control registers (DCR0-DCR7), which are also mapped to RAM. For the R port, the LRA/LRB instructions output the contents of the accumulator and $B$ register through the port, and the LAR/LBR input instructions load port data into the accumulator and $B$ register. Several of these pins are multiplexed with the I/O pins of peripheral circuits (Table 13).

Port R8 is a 4-bit dedicated input port accessed in 4bit units. The R82 pin operates in two modes, digital input mode and analog input mode (variable voltage reset mode). In digital input mode, R82 functions as a dedicated input pin with input characteristics the same as other I/O pins. In analog input mode, comparison between a reference voltage input through $\mathrm{R} 83 / \mathrm{R}_{\text {ref }}$ and $\mathrm{R} 82 / \mathrm{R}_{\mathrm{IN}}$ input is performed. If the input is higher than the $R_{\text {ref }}$ voltage, the system is reset. After a reset pulse is automatically generated synchronously with the system cycle for one cycle, the MCU preceeds to execute from a reset vector. These operation modes are set by port mode register B (PMRB).

In analog mode, an analog voltage comparator is activated. To maintain required characteristics, analog current continues to flow into the analog comparator while it is on. Consequently, current dissipation increases in analog mode. Accordingly, to reduce current dissipation, a program should be prepared which sets R82 to analog mode only during analog comparison. Note that the analog comparator retains its previous state in standby mode, although in stop mode, it is automatically turned off.


Figure 15. Configuration of I/O Buffer with Pull-up MOS

Table 11. Programmable I/O Combination (-: OFF)

| Control Bit | PMRB Bit 3 | 1 |  |  |  | 0 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DCR | 0 |  | 1 |  | 0 |  | 1 |  |
|  | PDR | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| I/O Circuit Condition | PMOS | - | - | - | ON | - | - | - | ON |
|  | NMOS | - | - | ON | - | - | - | ON | - |
|  | Pull-up MOS | - | - | - | - | - | ON | - | ON |



Figure 16. Configuration of I/O Buffer with Pull-down MOS

Table 12. Programmable I/O Combination (-: OFF)

| Control Bit | PMRB Bit 3 | 1 |  |  |  | 0 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DCR | 0 |  | 1 |  | 0 |  | 1 |  |
|  | PDR | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| I/O Circuit Condition | PMOS | - | - | - | ON | - | - | - | ON |
|  | NMOS | - | - | ON | - | - | - | ON | - |
|  | Pull-down MOS | - | - | - | - | ON | - | ON | - |

For the R8 ports, the LAR/LBR instructions load port data into the accumulator and $B$ register. This inputonly port cannot be written to.

Data Control Registers (\$030-\$037, \$03B-\$03E): The data control registers (DCR) are 4-bit dedicated write registers which control the data direction of the I/O ports. DCRs are provided for the pins of the D port and R0-R7 ports as 4-bit registers to switch data direction on a bit basis (Table 14).

Each port loads data from a pin or pins when functioning as an input port, and loads data from a data register when functioning as an output port. Consequently, even if output potential varies by load when a port functions as an output, output data can be read correctly.

Since DCR is reset to " 0 '" by reset input, all ports are inputs immediately after reset. To use a port as an output, the corresponding DCR must be set to " 1 " by a program initialization routine.

Port Mode Registers A, B, C (\$004-\$006): The port mode registers are 4-bit dedicated write registers. PMRA, PMRB, and PMRC have the functions shown in Tables 15, 16, 17.
PMRA controls the function of R32/INT0, R33/INT1, R62/INT2, and R63/INT3. These pins can be used as R-port pins when all bits of PMRA are initialized to " 0 ".

If $32 / \overline{/ \mathrm{NTTO}}$ or R33/INT1 is "Low' when bit 0 or 1 of PMRA is set, external interrupt request flag IF0 or IF1 is set. If R62/INT2 or R63/INT3 is "High" when bit 2 or 3 is set, external interrupt request flag IF2 or IF3 is set.

PMRB controls R42, R52, R82/RIN, R83/R $\mathrm{R}_{\text {ref }}$, and pullup MOS/pull-down MOS enable/disable of all ports. When bit 2 of PMRB is set to use the reset voltage variable function, and if a voltage higher than $R_{\text {ref }}$ is applied to $\mathrm{R}_{\mathrm{IN}}$, the MCU will be reset.

0 to $\mathrm{V}_{\mathrm{cc}}-1.2 \mathrm{~V}$ must be applied to $\mathrm{R}_{\mathrm{ref}}$ to enable the analog comparator function.

When bit 3 of PMRB is reset, pull-up/pull-down MOS attached to all ports are enabled and when it is set, they are disabled. While they are enabled, on/off of each pull-up/pull-down MOS can be controlled by bit settings in the PDR provided for each port. When PMRB bit 3 is initialized to " 0 " by MCU reset, pull-up/ pull-down MOS of all ports are enabled.

PMRC controls R70/TOB, R71/TOC, R72/TOD1, and R73/TOD2. These pins function as R-port pins when PMR is initialized to " 0 " by MCU reset.

TOD1 and TOD2 are Timer D outputs which are actually identical signals. By controlling bit 2 and 3 of PMRC, Timer D output signals can be output to either or both TOD1 and TOD2.

Table 13. Multiplexed Pins of $\mathbf{R}$ Ports

| Pin | Multiplexed Pin | Control Register |
| :---: | :---: | :---: |
| R32 | $\overline{\mathrm{NT} \mathrm{T}_{0}}$ | PMRA |
| R33 | $\overline{\mathrm{NT}}{ }_{1}$ (Timer B input) | PMRA |
| R40 | $\overline{\text { SCKA }}$ | SMRA |
| R41 | SIA | SMRA |
| R42 | SOA | SMRA, PMRB |
| R50 | $\overline{\text { SCKB }}$ | SMRB |
| R51 | SIB | SMRB |
| $\mathrm{R5} 2$ | SOB | SMRB, PMRB |
| R62 | $\mathrm{INT}_{2}$ (Timer C input) | PMRA |
| R63 | $\mathrm{INT}_{3}$ (Timer D input) | PMRA |
| R70 | TOB | PMRC |
| R71 | TOC | PMRC |
| R 72 | TOD ${ }_{1}$ | PMRC |
| $\mathrm{R7} 7_{3}$ | TOD ${ }_{2}$ | PMRC |
| R82 | RIN | PMRB |
| $\mathrm{R8}_{3}$ | $\mathrm{R}_{\text {ref }}$ | PMRB |

Table 14. Data Control Registers and Control Pins

| DCR | bit3 | bit2 | bit 1 | bit0 |
| :---: | :---: | :---: | :---: | :---: |
| DCRO | $\mathrm{RO}_{3}$ | $\mathrm{RO}_{2}$ | $\mathrm{RO}_{1}$ | ROo |
| DCR1 | R13 | R12 | R11 | R10 |
| DCR2 | R23 | R22 | R21 | R20 |
| DCR3 | R33 | R3 2 | R3 ${ }_{1}$ | R30 |
| DCR4 | R43 | R42 | R41 | R40 |
| DCR5 | R53 | R52 | R51 | R50 |
| DCR6 | R63 | R62 | R61 | R6o |
| DCR7 | R73 | R72 | R71 | R70 |
| DCRB | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| DCRC | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ |
| DCRD | $\mathrm{D}_{11}$ | $\mathrm{D}_{10}$ | $\mathrm{D}_{9}$ | $\mathrm{D}_{8}$ |
| DCRE | $\mathrm{D}_{15}$ | $\mathrm{D}_{14}$ | $\mathrm{D}_{13}$ | $\mathrm{D}_{12}$ |

Table 15. Port Mode Register A Function
PMRA (Port Mode Reg. A)

| Bit |  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin |  | $\mathrm{R}_{6} / \mathrm{INT}_{3}$ | $\mathrm{R} 6_{2} / \mathrm{INT}_{2}$ | $\mathrm{R}_{3} / \overline{\mathrm{INT}_{1}}$ | $\mathrm{R3}_{2} / \overline{\text { INT0 }}$ |
| Pin Function | 0 | $\mathrm{R6}_{3}$ | R62 | $\mathrm{R3}_{3}$ | $\mathrm{R}_{2}$ |
|  | 1 | $\mathrm{INT}_{3}$ | $\mathrm{INT}_{2}$ | $\overline{\mathrm{INT}_{1}}$ | $\overline{\text { INTO }}$ |

## Table 16. Port Mode Register B Function

PMRB (Port Mode Reg. B)

| Bit |  | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Pin | Pull Up MOS, <br> Pull Down MOS <br> Disabled | $\mathrm{R8}_{2} / \mathrm{R}_{\text {IN }}$ <br> $\mathrm{R8}_{3} / \mathrm{R}_{\text {ref }}$ | $\mathrm{R5}_{2}$ <br> (CMOS/NMOS) | $\mathrm{R} 4_{2}$ <br> (CMOS/NMOS) |  |
| Pin Function | 0 | Resistor MOS <br> Enabled | $\mathrm{R8}_{2}, \mathrm{R8}_{3}$ | CMOS | CMOS |
|  | 1 | Resistor MOS <br> Disabled | $\mathrm{R}_{\mathbb{I N}, \mathrm{R}_{\text {ref }}}$ | NMOS | NMOS |

## Table 17. Port Mode Register C Function

PMRC (Port Mode Reg. C)

| Bit |  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin |  | $\mathrm{R7}_{3} / \mathrm{TOD}_{2}$ | $\mathrm{R} 7_{2} / \mathrm{TOD}_{1}$ | $\mathrm{R} 7_{1} / \mathrm{TOC}$ | $\mathrm{R} 7_{0} / \mathrm{TOB}$ |
| Pin Function | 0 | $\mathrm{R} 7_{3}$ | $\mathrm{R} 7_{2}$ | $\mathrm{R} 7_{1}$ | $\mathrm{R} 7_{0}$ |
|  | 1 | $\mathrm{TOD}_{2}$ | $\mathrm{TOD}_{1}$ | TOC | TOB |

I/O Pins Unused on the User System: If unused I/O pins are left floating, the LSI may malfunction due to noise. To prevent this, unused pins should be dealt with as follows:

Ports with pull-up MOS-Pull up to $\mathrm{V}_{\mathrm{cc}}$ through an incorporated pull-up MOS or a resistor of approximately $100 \mathrm{k} \Omega$.

Ports with pull-down MOS-Pull down to GND through an incorporated pull-down MOS or a resistor of approximately $100 \mathrm{k} \Omega$.

Unused pins other than ports-Pull up to $\mathrm{V}_{\mathrm{cc}}$ through a resistor of approximately $100 \mathrm{k} \Omega$.

During a programmed reset, the condition of unused pins must be retained. Accordingly, the data control register and any other registers related to these unused pins must not be changed.

## Timer

The MCU incorporates a prescaler and four timers.
Timer A is an 8 -bit free-running timer. Timer A is allowed to function as a watchdog timer with hardware reset.
The prescaler is an 11-bit counter to which a system clock signal is input. The prescaler divides this system clock signal into several different clock signals and outputs these signals to different timers. A prescaler output signal is also used as a transmit clock for the serial interface.

Timers B, C, and D are 8 -bit versatile timers which can be respectively programmed as a free-running timer, reload timer, and PWM (duty variable pulse output). Timers B to D have I/O pins by which functions such as event counter or frequency variable clock output can be specified.

## Table 18. Timer Function

|  | Input |  | Freerunning | Timer Function |  |  | Output |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Reload | PWM | Watchdog | Pin Name | Function |  |  |  |
|  | Pin Name | Edge |  |  |  |  |  | Toggle | $\begin{aligned} & \text { "0" } \\ & \text { Output } \end{aligned}$ | $\left\lvert\, \begin{array}{\|l\|} \hline \text { "1" } \\ \text { Output } \end{array}\right.$ | PWM |
| Timer A | No input pins |  | Yes | - | - | Yes | No output pins |  |  |  |  |
| Timer B | TIB (R33) | $\downarrow$ | Yes | Yes | Yes | - | TOB (R70) | Yes | Yes | Yes | Yes |
| Timer C | TIC (R62) | $\uparrow$ | Yes | Yes | Yes | - | TOC (R71) | Yes | Yes | Yes | Yes |
| Timer D | TID (R63) | $\uparrow$ | Yes | Yes | Yes | - | TOD1 (R72) | Yes | Yes | Yes | Yes |
|  |  |  |  |  |  |  | TOD2 (R73) | Yes | Yes | Yes | Yes |

Prescaler: The prescaler is an 11-bit counter whose input is the system clock. After being initialized to $\$ 000$ by MCU reset, the prescaler counts up by clock cycles. The prescaler outputs are fed to Timers A-D and serial interfaces A-B. The prescaler continues counting except during MCU reset and stop mode. It cannot be read from or written to, and its divide ratio can be independently programmed.

Operation of Timer A: Functions as a free-running timer and a watchdog timer.

Free-running timer operation-Timer $A$ is an 8 -bit count-up timer that increments with every input clock.

When specified as a free-running timer, Timer A's input clock is selected among the 8 clocks output by the prescaler using TCS2-TCS0 of timer mode register A.
When Timer A reaches $\$ F F$, it generates an overflow, and the Timer A interrupt request flag is set. Timer A then restarts counting from $\$ 00$. The timer interrupt request flag is not reset even when an interrupt is accepted; it must be reset by an instruction in an interrupt processing routine.
Timer A (free-running timer) is used to generate an interrupt at regular intervals.


Figure 17. Timers B-D Block Diagram


Figure 18. Timer A Block Diagram

Watchdog timer operation-Timer A can function as a watchdog timer that increments with every input clock. When Timer A overflows, an internal reset signal is generated. If WDTR of timer mode register A is set, Timer A is reset and begins counting from $\$ 00$.

A watchdog timer can reset and recover the MCU when control has been lost. To enable the function, program must be prepared so that Timer A is reset within the cycle shorter than the prescaler output and the cycle counted by timer $A$. In such a program, an overflow is not generated during normal MCU operation, because the timer has been reset by the program. However, when the MCU is out of control, Timer A generates an overflow, and the MCU is reset.
In watchdog timer mode, Timer $A$ is initialized to $\$ 00$ with a reset signal via the RESET pin. When an overflow is generated, an interrupt does not occur since the MCU has already been reset. The timer can be reset but cannot be written to or read.

Operation of Timers B, C, D: Timers B to D are 8-bit multifunctional timers. Three operation modes-freerunning, event counter, reload, and PWM-are provided by programming the timer mode registers (TMRB, TMRC, TMRD) and timer output registers (TORB, TORC, TORD).
The timer/counters (TCB, TCC, TCD) count up with every input clock after being initialized to " 00 " by MCU reset. An input clock can be selected among the clock divided by the prescaler, and an external clock
is available for the event counter. When selecting an external clock input, the interrupt mask bit of each external interrupt must be set to inhibit external interrupt since an external clock input pin is multiplexed with an external interrupt pin.
The timer interrupt request flags (IFTB, IFTC, IFTD) are set if an input clock is supplied after the timer/ counters reach \$FF. When auto-reload function is not specified, Timers B-D function as free-running timers/event counters, and restart to count up from $\$ 00$. When auto-reload function is specified, Timer B-D function as reload timers. In the reload mode, an overflow signal causes the timer load register value to be loaded into the timer/counter, and the timer counts up from that value.

Timers B-D also function as timer input/output circuits. The timer output circuits varies output level when the clock after reaching \$FF is input. By combining this circuit and the reload timer, several different cycle clock signals can be output.

Timers B-D are set in PWM mode when the timer output register is programmed. The cycle of the pulse is 256 clocks, and the length of the "High" portion is the same value as that of the timer load register. A voltage level proportional to the value set in the timer load register can be obtained by combining PWM and a lowpass filter.

## Table 19. Timer A Function

| Item | Free-running Timer | Watchdog Timer |
| :--- | :--- | :---: |
| Prescaler Divide Ratio |  | Variable $(8: \div 2$ to $\div 2048)$ |
| Timer Reset |  | Possible (Write 1 to WDTR) |
| Interrupt Function | Provided | None |
| Internal System Reset Function | None | Provided |

Timer Mode Register A (TMRA: \$007): 4-bit writeonly register. Timer mode register A function is shown in Figure 19 and Table 20.
Timer Mode Registers B, C, D (TMRB: \$008, TMRC: \$00C, TMRD: \$010): 4-bit write-only registers which control the auto-reload function, input source, and prescaler divide ratio of timers $B, C, D$ as shown in Figure 20 and Table 21. These registers are initialized to $\$ 0$ by MCU reset.

The timer mode register value can be changed from the third instruction after executing the timer mode register write instruction. Timer initialization by the timer load register write instruction must be executed after the varied mode becomes valid.

Timer Output Registers B, C, D, (TORB: \$009, TORC: \$00D, TORD: \$011): 4-bit read/write registers which control the output mode, PWM output mode, the external interrupt multiplexed with timer input pins of

Timers B-D as shown in Figure 21 and Table 22. By combining these modes and various mode of Timers B-D, several different frequencies and duty clock signals can be obtained. When setting PWM output, the timer output pin functions as a PWM oulput regardless of timer output mode. Timer output register value becomes valid from the third instruction after the timer output register write instruction.

Timer Counters BL, BU, CL, CU, DL, DU (TCBL: \$00A, TCBU: \$00B, TCCL: \$00E, TCCU: \$00F, TCDL: \$012, TCDU: \$013), Timer Load Registers BL, BU, CL, CU, DL, CU (TLBL: \$00A, TLBU: \$00B, TLCL: \$00E, TLCU: \$00F, TLDL: \$012, TLDU: \$013): Timers B-D are 8-bit timers comprised of read-only timer counters and write-only timer load registers at the same address. Each register is divided into low and high nibbles which are located at sequential addresses.
The high data nibble is read from the timer/counter first. At the same time, the low nibble is latched into
the 4 -bit timer latch register. When a low nibble is read, it is read from the latched register. Therefore, it is possible to read a high and low nibble at the same time.

After data is written in the timer load register, it is loaded into the timer/counter and the timer begins counting from the loaded value. The low nibble must be written in the timer load register first. The timer mode register value is loaded into the timer/counter at the same time the high nibble is written to. The timer/ counter and timer load register are initialized to " $\$ 00$ " during reset.

Timers B, C, D, Operation Modes: Various modes can be provided by Timers B-D by programming each timer mode register and timer output register. Programmable operation modes are listed in Table 25. Timer output waveform examples are shown in Figure 21.


Bit 3: (WDTR: Watchdog Timer Reset): Resets Timer A when " 1 " is written to WDTR, after which Timer A begins counting from $\$ 00$.
Bits 0-2: (TÇSO-TCS2: Timer Clock Select): Selects Timer A input clock source. These bits are initialized to "000" after reset.
Figure 19. Timer Mode Register A

## Table 20. Input Clock Source Selection for Timer $A$

| Timer Mode Register Bit |  |  | Input Clock Source |
| :---: | :---: | :---: | :---: |
| TCS2 | TCS1 | TCSO |  |
| 0 | 0 | 0 | $\div 2048$ |
| 0 | 0 | 1 | $\div 1024$ |
| 0 | 1 | 0 | $\div 512$ |
| 0 | 1 | 1 | $\div 128$ |
| 1 | 0 | 0 | $\div$ |
| 1 | 0 | 1 | $\div$ |
| 1 | 1 | 0 | $\div$ |
| 1 | 1 | 1 | $\div$ |


#### Abstract

$\begin{array}{lllll}\text { bit } & 3 & 2 & 1 & 0\end{array}$ | RE | TCS2 | TCS1 | TCSO |
| :---: | :---: | :---: | :---: |

W W W W

Bit 3: (RE: Reload Enable): Controls auto-reload function of Timers B-D. When RE is " 1 ", Timers B to D function as a reload timer. When it is " 0 ", they function as a free-running timer. RE is initialized after reset.

Bits 0-2: (TCSO-TCS2: Timer Clock Select): Selects clock source of Timers B-D. They are initialized to "000" after reset.


Figure 20. Timer Mode Registers B, C, D

## Table 21. Input Clock Source Selection for Timers B, C, D

| Timer Mode Register Bit |  |  | Input Clock Source |
| :---: | :---: | :---: | :---: |
| TCS2 | TCS1 | TCS0 |  |
| 0 | 0 | 0 | $\div 2048$ |
| 0 | 0 | 1 | $\div 512$ |
| 0 | 1 | 0 | $\div 128$ |
| 0 | 1 | 1 | $\div$ |
| 1 | 0 | 0 | $\div$ |
| 1 | 0 | 1 | 8 |
| 1 | 1 | 0 | $\div$ |
| 1 | 1 | 1 | $\div$ |

*When external event input is selected, pins R33, R62, and R63 should have been set to INT input by PMRA.
bit
3
2
10

| Not Used | PWME | TOS1 | TOSO |
| :---: | :---: | :---: | :---: |
| R/W R/W |  |  |  |

Bit 2: (PWME: Pulse Width Modulation): Controls the PWM function of Timers B, C, and D. When PWME is " 1 ", Timers B, $C$, and D are set to PWM mode. PWME is initialized to " 0 " after reset.
Bits 0, 1: (TOSO-TOS 1: Timer Output Mode Select): Selects output pin mode of Timers B, C, and D. These bits are initialized to " 00 " after reset.

Figure 21. Timer Output Register

Table 22. Output Mode Selection of Timers B, C, D

| Timer TOS1 | Output TOSO | Register Bit <br> Output Mode | Function |
| :--- | :--- | :--- | :--- |
| 0 | 0 | - | Output disabled |
| 0 | 1 | Toggle output | Output is reversed synchronously with timer overflow |
| 1 | 0 | $" 0 "$ output | Low is output synchronously with timer overflow |
| 1 | 1 | $" 1$ " output | High is output synchronously with timer overflow |

Note: For timer output, pins R70, R71, R72, and R73 must be set to timer output mode by PMRC.

Table 23. Operation Modes of Timers B, C, D

| PMRA | PMRC | TMRB, TMRC, TMRD |  |  |  | TORB, TORC, TORD |  |  | Timer Input Pin | Timer Output Pin | Timers B-D Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Bits } \\ & 1-3 \end{aligned}$ | $\begin{aligned} & \text { Bits } \\ & 0-4 \end{aligned}$ | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Bit 2 | Bit 1 | Bit 0 |  |  |  |
| 1 <br> 1 | $0$ <br> 1 | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $0$ $* 2$ | 0 $* 2$ | TIB, TIC, TID <br> TIB, TIC, TID | $\begin{aligned} & \mathrm{R} 7_{0}, R 7_{1}, R 7_{2}, \\ & R 7_{3} \\ & \text { TOB, TOC, TOD }, \\ & \text { TOD }_{2} \end{aligned}$ | Event Counter |
| $0$ <br> 0 <br> 1 <br> 1 | 0 <br> 1 <br> 0 <br> 1 | 0 <br> 0 <br> 0 <br> 0 | $\begin{aligned} & * 3 \\ & * 3 \\ & * 3 \\ & * 3 \end{aligned}$ | * 3 <br> * 3 <br> * 3 <br> * 3 | * 3 <br> * 3 <br> * 3 <br> * 3 | 0 <br> 0 <br> 0 <br> 0 | 0 <br> * 2 <br> 0 <br> * 2 | 0 <br> * 2 <br> 0 <br> * 2 | $\begin{aligned} & R 3_{3}, R 6_{2}, R 6_{3} \\ & R 3_{3}, R 6_{2}, R 6_{3} \\ & \overline{\mathrm{INT}}, I N T_{2}, \\ & \mathrm{INT}, \\ & \overline{\mathrm{INT}}, \mathrm{INT}, \\ & \mathrm{INT}, \end{aligned}$ | ```R70,R71,R72, R73 TOB, TOC, TOD , TOD  R70,R71, R72, R73, TOB, TOC, TOD , TOD ``` | Free-running Timer |
| 0 <br> 0 <br> 1 <br> 1 | 0 <br> 1 <br> 0 <br> 1 | 1 <br> 1 <br> 1 <br> 1 | * 3 <br> * 3 <br> * 3 <br> * 3 | * 3 <br> * 3 <br> * 3 <br> * 3 | * 3 <br> * 3 <br> * 3 <br> * 3 | 0 <br> 0 <br> 0 <br> 0 | 0 <br> * 2 <br> 0 <br> * 2 | 0 <br> * 2 <br> 0 <br> * 2 | $\begin{aligned} & R 3_{3}, R 6_{2}, R 6_{3} \\ & R 3_{3}, R 6_{2}, R 6_{3} \\ & \overline{I N T_{1}}, I N T_{2}, \\ & I N T_{3} \\ & \frac{I N T_{1}}{}, I N T_{2}, \\ & I N T_{3} \end{aligned}$ | $\begin{aligned} & R 7_{0}, R 7_{1}, R 7_{2}, \\ & R 7_{3} \\ & T O B, T O C, T O D_{1}, \\ & T O D_{2}, \\ & R 7_{0}, R 7_{1}, R 7_{2}, \\ & R 7_{3} \\ & T O B, T O C, T O D_{1}, \\ & T O D_{2} \\ & \hline \end{aligned}$ | Reload Timer |
| $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | 1 <br> 1 | $1$ $1$ | $1$ $1$ | $1$ <br> 1 | 0 <br> 0 | 0 $\text { * } 2$ | 0 $\text { * } 2$ | TIB, TIC, TID TIB, TIC, TID | $\begin{aligned} & R 7_{0}, R 7_{1}, R 7_{2}, \\ & R 7_{3} \\ & \text { TOB, TOC, TOD } \\ & \mathrm{TOD}_{2} \end{aligned}$ | Event Counter (with reload function) |
| $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\text { * } 1$ $\text { * } 1$ | $\text { * } 3$ $* 3$ | $\begin{aligned} & * 3 \\ & * 3 \end{aligned}$ | $\text { * } 3$ $* 3$ | 1 <br> 1 | $\text { * } 1$ $\text { * } 1$ | $\text { * } 1$ $\text { * } 1$ | $\begin{aligned} & \mathrm{R}_{3}, \mathrm{R6}_{2}, \mathrm{R} 6_{3} \\ & \overline{\mathrm{NT}}, \mathrm{INT}_{2}, \\ & \mathrm{INT} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { TOB, TOC, TOD }, \\ & \text { TOD }, \\ & \text { TOB, TOC, TOD }, \\ & \text { TOD }, \end{aligned}$ | PWM * 4 |
| 1 | 1 | * 1 | 1 | 1 | 1 | 1 | * 1 | * 1 | TIB, TIC, TID | $\begin{aligned} & \text { TOB, TOC, TOD } 1 \text {, } \\ & \text { TOD }_{2} \end{aligned}$ | * 4 PWM (external clock) |

*1: Neither " 0 " nor " 1 " affect operation.
*2: Either or both TOR bits 0 and 1 are " 1 ".

* 3: One, two, or all TMR bits $0-2$ are " 0 ".
*4: If the timer load register value is $\$ 00$ when PWM output is selected, the timer functions as a free-running timer.


## Reload Timer Output Mode $\rightarrow$ Toggle Output <br> Data of Timer Load Register $\rightarrow \mathrm{N}$

Free-Running Timer


Reload Timer


PWM


Note: Input clock source and its dividing ratio are controlled by the timer mode register

Figure 22. Timer Output Waveform Examples

## Serial Interface

The MCU incorporates two clock-synchronous 8-bit serial interfaces that are composed of serial data registers, serial mode registers, serial clock registers, octal counters, and multiplexers as shown in Figure 22.

Two serial interfaces have identical function, however, the transfer clock and transmit speed can be set independently. Each serial interface also functions as a clock output.

Table 24. Serial Interface Function



Figure 23. Serial Interface Block Diagram

Serial Mode Registers A, B, (SMRA: \$014, SMRB: \$018: 4-bit read/write registers which control serial interface operation and the $\overline{\text { SCKA }}, \overline{\text { SCKB }}$, SIA, SIB, SOA, and SOB pins as explained in Figure 23. When the serial mode register is written to, transmit clock stops to be supplied to the serial data register and octal counter, then the octal counter is initialized to $\$ 0$. Therefore, if the serial mode register is written to
during serial interface operation, data transmission stops and the serial interrupt request flag is set.
Serial mode register change becomes valid from the second instruction after the serial mode register write instruction, so that the STS instruction must be exccuted two cycles after the serial mode register write instruction. The serial mode register is initialized to $\$ 0$ by MCU reset.

## Table 25. Related Serial Interface Registers

| Serial Interface | Register Name | Abbr. | Address | Read/Write |
| :--- | :--- | :--- | :--- | :--- |
| Serial Interface A | Serial Mode Register A | SMRA | \$014 | R/W |
|  | Serial Clock Register A | SCRA | $\$ 015$ | W |
|  | Serial Data Register A (L) | SRAL | $\$ 016$ | R/W |
|  | Serial Data Register A (U) | SRAU | $\$ 017$ | R/W |
| Serial Interface B | Serial Mode Register B | SMRB | \$018 | R/W |
|  | Serial Clock Register B | SCRB | \$019 | W |
|  | Serial Data Register B (L) | SRBL | \$01A | R/W |
|  | Serial Data Register B (U) | SRBU | \$01B | R/W |



Bit 3: (STSE: STS instruction Enable): Controls the STS instruction which starts/stops serial transmission. If this instruction is executed when STSE is " 1 ", serial transmission begins. When STSE is " 0 ", serial transmission is inhibited regardless of the STS value. STSE is automatically reset after STS instruction execution. During reset, STSE is initialized to " 0 ".

Bit 2: (SCKE: SCK Enable): Controls the transfer clock input/output pins for serial transmission. When SCKE is " 1 ", these pins are automatically set to input or output according to the type of transmit clock being used (internal/external). When SCKE is " 0 ", these pins function as port pins. SCKE is initialized to " 0 " during reset.
Bit 1: (SIE: SI Enable): Controls the data input pins for the serial interface. When SIE is " 1 ", the pins are automatically set to input. When SIE is " 0 ", they function as port pins. SOE is initialized to " 0 " during reset.

Bit 0: (SOE: SO Enable): Controls the data output pins for the serial interface. When SOE is " 1 ", the pins are automatically set to output. When SOE is " 0 ", they function as port pins. SOE is initialized to " 0 " during reset.

Figure 24. Serial Mode Registers A, B

Serial Clock Registers A, B, (SCRA: \$015, SCRB: \$019): 3-bit dedicated write registers. These registers can be written to on a bit basis with the bit set/bit reset instruction other than on a nibble basis.

Writing in the serial clock register becomes valid two cycles after instruction execution. Writing in the reg-
ister initializes the octal counter to " 000 ' '. If the serial clock register is written to during transmission, the octal counter becomes " 000 " to stop transmission, and the serial interrupt request flag is set at the same time.


Bits 2-0 (SCS2-SCSO: Serial Clock Select): Select the input clock source for the serial interface. These bits are initialized to " 0 " during reset.

Figure 25. Serial Clock Register

## Table 26. Input Clock Sources

|  | Bit |  |  |  |  | Prescaler | System Clock <br> Divide Ratio | Baud Rate at <br> $\mathbf{t}_{\text {cyc }}=\mathbf{2 \mu s}$ (BSP) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SCS2 | SCS1 | SCSO | SCK I/O | Clock Source | Divide Ratio <br> Dis |  |  |  |
| 0 | 0 | 0 | 0 | Prescaler | -2048 | -4096 | 122 |  |
| 0 | 0 | 1 | 0 | Prescaler | -512 | -1024 | 488 |  |
| 0 | 1 | 0 | 0 | Prescaler | -128 | -256 | 1953 |  |
| 0 | 1 | 1 | 0 | Prescaler | -32 | -64 | 7812 |  |
| 1 | 0 | 0 | 0 | Prescaler | -8 | 31250 |  |  |
| 1 | 0 | 1 | 0 | Prescaler | -2 | -16 | 125000 |  |
| 1 | 1 | 0 | 0 | System Clock | - | -4 | 500000 |  |
| 1 | 1 | 1 | 1 | External Clock | - | -1 | - |  |

Note: If an internal clock is selected (transmit clock output: SCK I/O $=0$ ) when the SCKE bit of the serial clock mode register is " 1 ", the clock input/output pin is automatically set to output. When an external clock (transmit clock input: SCK $1 / O=1$ ) is selected, the pin is automatically set to input.

Serial Data Registers AL, AU, BL, BU (SRAL: \$016, SRAU: \$017, SRBL: \$01A, SRBU: \$01B): The serial data registers are 8 -bit registers which shift to the right (towards the LSB) with every transfer clock input. During serial transmission, the LSB is output through a data pin and " 0 " is written to the MSB. In transmit/receive mode, the LSB output and MSB input are performed at the same time.

The serial data register is separated into low and high nibbles which are located at sequential addresses. Therefore, data read/write must be performed twice. Since data shift and data read/write are performed asynchronously, data read/write cannot be performed during serial data transmission. If read/write is executed during serial transmission, the accuracy of the data cannot be guaranteed
The serial data register cannot be reset. The value of the serial data register is undefined after reset.

Serial Interface Operation: The serial interface is used to transmit data between the HD404678 and other devices. As shown in Figure 26, the clock pin, data input pin, and data output pin one device are connected to the respective clock pin data output pin, and data input pin of another device. If onedirectional transfer is required, a data input pin and a data output pin are connected. For example, during serial transmission from the HD404678, the serial output pin of the HD404678 and the data input pin of the other device are connected. (The HD404678 can also
operate in receive mode.) Data transfer timing is shown in Figure 27.

Proper transfer timing and AC timing must be implemented for serial transmissions to different devices.

Note that the HD404678 transmits the LSB first, however, some other devices transmit the MSB first. Accordingly, the order of data conversion should be checked.

STS Instruction and STSE Bit: The STS instruction (Start Serial) initiates two serial interface operation. Each serial interface has a STS instruction enable bit (STSE). When this bit is set, the STS instruction is executed. When both STSE bits are set, two serial interfaces operate with one STS instruction. Conversely, when two STSE bits are reset, the serial interface does not operate even if the STS instruction is executed. To prevent conflict between two serial interfaces, after the STS instruction is executed, the STSE bit is automatically reset at the following cycle.
Serial Interface Operation Mode: The serial interface operation mode is set with the serial mode register, and the serial transmit clock is set with the serial clock register. The serial interface has four operation modes: three transmit modes and a special mode. When the serial interface is set in any of these modes, the pins multiplexed with ports function as serial input/output pins.

## Table 27. Serial Interface Operation Modes

| Serial Mode Register Bit |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| SCKE | SIE | SOE |  | Serial Interface Operation Modes |  |
| 1 | 0 | 1 |  | Transmit Mode | Transmit Mode |
| 1 | 1 | 0 |  | Receive Mode | Transmit Mode |
| 1 | 1 | 1 |  | Transmit/Recieve Mode | Transmit Mode |
| 1 | 0 | 0 | Clock Output Mode | Special Mode |  |

## (固) HITACHI



Figure 26. Serial Interface Connection

Transmit mode: Data is transmitted synchronously with a transmit clock. At the same time, " 0 '" is received by the MSB.
Receive mode: Data is received via an input synchronously with the transmit clock.

Transmit/receive mode: Data is transmitted and received simultaneously and synchronously with a transmit clock.

Clock output mode: A transmit clock is output when transmit clock output mode (internal clock) is selected. The serial data register does not shift.

Data Transmit Procedure: Four operating states are provided for the serial interface. Their interaction is shown in Figure 28.
The serial interface is initialized in the transfer inhibit state in which the STS instruction and transmit clock are ignored.
The serial interface is in a STS wait state if the STSE bit of the serial mode register of the desired serial interface is set. When the STS instruction is executed while the STSE bits of the serial interfaces 1 and 2 are both set, two serial interfaces can be controlled by one STS instruction.
During a transfer clock wait state, an input to the transmit clock increments the octal counter, shifts the
serial data register, and starts serial transmission. If a clock output mode is selected by the serial mode register, the transmit clock continues to output without data transmission.
During transmission, 8 clock inputs set the octal counter " 000 " and also set the serial interrupt request flag. In this state, if the internal clock is selected, serial transmission is inhibited, and if an external clock is selected, the system enters a transmit clock wait state. If the serial mode register and the serial clock register are written to during transmission, the octal counter is set to " 000 ", which stops transmission, and, at the same time, the interrupt request flag is set.

Transmit Clock Error Detection: The serial interface malfunctions when a spurious pulse caused by external noise conflicts with a normal transmit clock during transmission. A transmit clock error can be detected as shown in Figure 29.

During a transmit clock wait state, more than 8 transfer clock inputs set the serial interface transmit state, and transmit clock wait state, and then transmit state. If the serial interrupt request flag (IFS) is reset after SMR has been programmed to enter a STS wait state, the serial interrupt request flag is again set.


Figure 27. Serial Interface I/O Timing Chart


Figure 28. Serial Interface Operation State


Figure 29. Example of Transfer Clock Error Detection

## DTMF Receiver

The HD404678 incorporates a high-/low-group isolation circuit and a frequency measurement circuit for DTMF signal reception. A DTMF signal can be examined by these circuits. A block diagram of the DTMF receiver is shown in Figure 30.

The DTMF signal is generated by mixing two sine waves, one of four low-group frequencies (697, 770, $852,941 \mathrm{~Hz}$ ) and one of four high-group frequencies ( $1209,1336,1477,1633 \mathrm{~Hz}$ ). The signal is used for communication using telephone lines. Figure 31 shows a matrix of telephone push buttons and the DTMF frequencies.

The DTMF signal is a mixed wave passed through a nonlinear telephone line, so that the receiver recognizes that the signal includes harmonic and intermodulation components other than the two main frequencies mentioned above.

## DTMF Receiver Configuration

High-/Low-group Isolation Circuit: A high-/low-group isolation circuit consists of a gain control preamplifier, an anti-aliasing filter, high-group/low-group band pass filters, and high precision comparators.

The gain control pre-amplifier compensates for line loss and loss generated within a telephone set.

The anti-aliasing filter is an analog filter to reduce sampling noise in a following SCF (Switched Capacitor Filter). It employs a second-order Sallen-Key circuit having a cutoff around 8 kHz (typ).

The high-/low-group band pass circuit is a sixth-order band pass filter comprising SCF. The rejection ratio of the low-/high-group is designed to be 32 dB . (Figure 34)

The high-precision comparator incorporates an offset compensation circuit to detect the zero-crossing point of a signal isolated in high- and low-group.

Frequency Measurement Circuit: The frequency measurement circuit is comprised of the following control sections, edge generation circuits, edge counters, period counters, data registers, and flags.

The edge counter is a 4 -bit counter whose value can be set from a half cycle up to 7.5 cycles. Several cycles are required to be examined to prevent malfunction due to voice characteristics.

The period counter is a 10 -bit counter. One bit is equivalent to $10 \mu \mathrm{~s}$ for high-group and to $20 \mu \mathrm{~s}$ for lowgroup.
The measurement value hold register is a 10-bit register holding three sequential addresses in RAM.

To recognize a frequency, the period between zerocrossings must be measured by the edge and period counters. The period counter counts the time until the edge counter reaches the desired value. When the edge counter reaches the desired value, the value of the period counter at this time is fetched into the measurement value hold register. The edge and period counters are then initialized to start measurement of the next cycle. At the same time, an load flag is set, by which the CPU acknowledges that a measurement value has been loaded into the measurement value hold register. The CPU can then recognize DTMF signal transmission and code by examining whether the value corresponds to a DTMF signal.


Figure 30. DTMF Receiver Block Diagram
2

Figure 31. DTMF Keypad and Frequencies


Figure 32. High-/Low- Group Isolation Circuit (Analog Block)


Figure 33. Frequency Measurement Circuit (Digital Biock)

Tone Receiver Mode Register (Low-group (TRML): \$024, High-group (TRMH): \$028): TRM retains the number of cycles to be measured by the frequency measurement circuit, and the value to be counted is set in the edge counter.

The unit of the TRM value is a half cycle. In threecycle measurement, $\$ 6$ is set in TRM. The frequency measurement circuit is initialized to measure the period of a signal by updating the value of TRM.

When TRM is $\$ 0$, the frequency measurement circuit stops. This mode is required when waiting for filter stabilization and when a signal is not being examined.

Tone Receiver control Register (TRC: \$02C): TRC consists of 4 bits as shown in Table 28.

TRON (bit 3)-Tone receiver enable bit. When this bits is set, an analog circuit and the period measure-
ment circuit become active. Signal examination must be performed after at least 100 ms from the time this bit is set, since several tens of milliseconds is required to stabilize the analog circuit.

HGLF (bit 2)-HGLF indicates that data has been loaded into the data register of the high-group frequency measurement unit. This bit can be reset but cannot be set by software.

LGLF (bit 1)-LGLF indicates that data has been loaded into the data register of the low-group frequency measurement unit. This bit can be reset but cannot be set by software.

When the load flag has been set, the value of the data register is not updated even if the edge counter becomes equal to TRM again. The load flag should be reset after the CPU performs the process described above.

Table 28. Tone Receiver Control Register

| Bit | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| Function | TRON | HGLF | LGLF | Not Used |



Figure 34. Frequency Characteristics of High-/Low- Group Isolation Circuit

## Table 29. DTMF Receiver Registers

| Register Name | Address | Bit | Function |
| :---: | :---: | :---: | :---: |
| TRML | \$024 | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | Setting the number of measurement cycles of low-group frequency |
| TDLL | \$025 | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | Low-group frequency period measurement data (Bits 0-3) |
| TDLM | \$026 | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | Low-group frequency period measurement data (Bits 4-7) |
| TDLU | \$027 | $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | Low-group frequency period measurement data (Bits 8,9) |
|  |  | $\begin{aligned} & 2 \\ & 3 \end{aligned}$ | Not used |
| TRMH | \$028 | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | Setting the number of measurement cycles of high-group frequency |
| TDHL | \$029 | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \\ & \hline \end{aligned}$ | High-group frequency period measurement data (Bits 0-3) |
| TDHM | \$02A | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | High-group frequency period measurement data (Bits 4-7) |
| TDHU | \$02B | $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | High-group frequency period measurement data (Bits 8, 9) |
|  |  | $\begin{aligned} & 2 \\ & 3 \end{aligned}$ | Not used |
| TRC | \$02C | 0 | Not used |
|  |  | 1 | Low-group measurement data load flag (1: Load end) |
|  |  | 2 | High-group measurement data load flag (1: Load end) |
|  |  | 3 | DTMF receiver enable (0: Disable, 1: Enable) |

## Addressing Modes

## RAM Addressing Mode

The MCU has three RAM addressing modes as shown in Figure 35: register indirect addressing, direct addressing, and memory register addressing.

Register indirect addressing: The contents of registers $\mathrm{W}, \mathrm{X}$, and Y (10 bits) are used as RAM addresses.

Direct addressing: The direct addressing instruction consists of two words. The contents of the second
word (10 bits) following the opcode are used as a RAM address.

Memory register addressing: The memory register, 16 addresses from $\$ 040$ to $\$ 04 \mathrm{~F}$, is accessed with the LAMR and XMRA instructions.

RAM Address


Register Indirect Addressing


Memory Register Addressing

Figure 35. RAM Addressing Mode

## ROM Addressing Mode and the $P$ Instruction

The MCU has four ROM addressing modes, as shown in Figure 36.

Direct addressing mode: The program can branch to any address in ROM memory space by executing the JMPL, BRL, or CALL instruction. These instructions replace the 14 -bit program counter ( $\mathrm{PC} 13-\mathrm{PCO}$ ) with 14 -bit immediate data.

Current page addressing mode: The MCU has 32 pages of ROM ( 256 words per page). By executing the BR instruction, the program can branch to any address in the current page. This instruction replaces the low eight bits of the program counter (PC7 to PC0) with 8 -bit immediate data. When BR is on a page boundary ( $256 \mathrm{n}+255$ ) (Figure 38), executing the BR instruction transfers the PC contents to the next physical page. Consequently, the program branches to the next physical page when $B R$ is used on a page boundary. The HMCS400 series cross macro assembler has an automatic paging facility for ROM pages.

Zero page addressing mode: By executing the CAL instruction, the program can branch to the zero page
subroutine area located at $\$ 0000-\$ 003 F$. When the CAL instruction is executed, 6 bits of immediate data are placed in the low six bits of the program counter (PC5-PC0), and 0s are placed in the high eight bits (PC13-PC6).

Table data addressing: By executing the TBR instruction, the program can branch to the address determined by the contents of the 4 -bit immediate data, accumulator, and $B$ register.

P instruction: ROM data addressed by table data addressing can be referenced with the P instruction (Figure 37). When bit 8 of the ROM data is 1,8 bits of ROM data are written to the accumulator and $B$ register. When bit 9 is 1,8 bits of ROM data are written to the R1 and R2 port output registers. When both bits 8 and 9 are 1, ROM data is written simultaneously into the accumulator and B register and also to the R1 and R2 port output registers. The P instruction has no effect on the program counter.


Figure 36. ROM Addressing Mode


Figure 37. Branch Destination of BR Instruction on the Boundary between Pages


Figure 38. P Instruction

## Instruction Set

The MCU provides 101 instructions which are classified into 10 groups as follows:

1. Immediate instructions
2. Register-to-register instructions
3. RAM address instructions
4. RAM-register instructions
5. Arithmetic instructions
6. Compare instructions
7. RAM bit manipulation instructions
8. ROM address instructions
9. Input/output instructions
10. Control instructions

Tables 30-39 list their functions, and Table 40 is an opcode map.

## Table 30. Immediate Instructions

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | WORD $/$ CYCLE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Immediate | LAI i |  | $\mathrm{i} \longrightarrow \mathrm{A}$ |  | 1/1 |
| Load B from Immediate | LBI i |  | $i \longrightarrow B$ |  | 1/1 |
| Load Memory from Immediate | LMID i,d |  | $\mathrm{i} \longrightarrow \mathrm{M}$ |  | 2/2 |
| Load Memory from Immediate, Increment $Y$ | LMIIY i | $10010001010 i_{3} i_{2} i_{1} i_{0}$ | $i \rightarrow M, Y+1 \rightarrow Y$ | NZ | 1/1 |

## Table 31. Register-to-Register Instructions

| OPERATION | MNEMONIC | OPERATION CODE |  |  |  |  |  |  |  |  |  | FUNCTION | STATUS | WORD CYCLE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from B | LAB | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | $B \rightarrow A$ |  | 1/1 |
| Load B from A | LBA | 0 | 0 | 1 | 1 | 0 | 0 | , | 0 | 0 | 0 | $A \rightarrow B$ |  | 1/1 |
| Load A from W | LAW | 0 |  | 0 0 | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  | $\begin{aligned} & 0 \\ & 0 \\ & \hline \end{aligned}$ | $W \rightarrow A$ |  | $\begin{gathered} 2 / 2 \\ \text { See Note } \end{gathered}$ |
| Load A from $Y$ | LAY | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | $Y \rightarrow A$ |  | 1/1 |
| Load A from SPX | LASPX | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | $S P X \rightarrow A$ |  | 1/1 |
| Load A from SPY | LASPY | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | SPY $\rightarrow$ A |  | 1/1 |
| Load A from MR | LAMR m | 1 | 0 | 0 | 1 | 1 | 1 m | $\mathrm{m}_{3} \mathrm{~m}$ | $\mathrm{m}_{2} \mathrm{~m}$ | $m_{1}$ |  | $M R(m) \rightarrow A$ |  | 1/1 |
| Exchange MR and A | XMRA m | 1 | 0 | 1 | 1 | 1 | 1 m | $\mathrm{m}_{3} \mathrm{~m}$ | $\mathrm{m}_{2} \mathrm{~m}$ | $m_{1}$ |  | $M R(m)-A$ |  | 1/1 |

Note: An operand is automatically provided for the second word of LAW and LWA instruction by assembler.

Table 32. RAM Address Instructions

| OPERATION | MNEMONIC | OPERATION CODE |  |  |  |  |  |  |  |  |  | FUNCTION | STATUS | $1 / \mathrm{CYORD} / \mathrm{CLE}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load W from Immediate | LWI i | 0 | 0 | 11 | 11 | 1 | 1 | 0 | 0 | $i_{1}$ | ${ }_{0}$ | H W |  | 1/1 |
| Load X from Immediate | LXI i | 1 | 0 | 00 | 01 | 1 | 0 | $i_{3}$ | $\mathrm{i}_{2}$ | i: | $i_{0}$ | $\longrightarrow \mathrm{X}$ |  | 1/1 |
| Load $Y$ from Immediate | LYI i | 1 | 0 | 0 | 0 | 0 | 1 | $\mathrm{i}_{3}$ | $\mathrm{i}_{2}$ | 1 | $\mathrm{i}_{0}$ | $i \longrightarrow Y$ |  | 1/1 |
| Load $W$ from A | LWA | 0 | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | 0 | 0 | $\begin{aligned} & 1 \\ & 0 \\ & \hline \end{aligned}$ | 0 | 0 |  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $A \longrightarrow W$ |  | $\begin{array}{c\|} \hline 2 / 2 \\ \text { See Note } \\ \hline \end{array}$ |
| Load $X$ from A | LXA | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | $A \longrightarrow X$ |  | 1/1 |
| Load $Y$ from $A$ | LYA | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | $\mathrm{A} \longrightarrow \mathrm{Y}$ |  | 1/1 |
| Increment $Y$ | IY | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | $Y+1 \rightarrow Y$ | NZ | 1/1 |
| Decrement $Y$ | DY | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | $Y-1 \rightarrow Y$ | NB | 1/1 |
| Add A to Y | AYY | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | $Y+A \rightarrow Y$ | OVF | 1/1 |
| Subtract $A$ from $Y$ | SYY | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | $Y-A \rightarrow Y$ | NB | 1/1 |
| Exchange $X$ and SPX | XSPX | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | X-SPX |  | 1/1 |
| Exchange $Y$ and SPY | XSPY | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $Y-S P Y$ |  | 1/1 |
| Exchange $X$ and SPX, Y and SPY | XSPXY | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | $\begin{aligned} & X \mapsto S P X, \\ & Y \rightarrow S P Y \end{aligned}$ |  | 1/1 |

Note: An operand is automatically provided for the second word of LAW and LWA instruction by assembler.

## Table 33. RAM-Register Instructions

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | $\text { WORD/ } / \mathrm{CYCLE}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Memory | LAM (XY) | $\begin{array}{lllllllllll}0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 & y & x\end{array}$ | $M \rightarrow A,\binom{X}{Y \rightarrow S P X}$ |  | 1/1 |
| Load A from Memory | LAMD d | 0 1 1 0 0 1 0 0 0 0 <br> $d_{9}$ $d_{8}$ $d_{7}$ $d_{6}$ $d_{5}$ $d_{4}$ $d_{3}$ $d_{2}$ $d_{1}$ $d_{0}$ | $\mathrm{M} \rightarrow \mathrm{A}$ |  | 2/2 |
| Load B from Memory | LBM(XY) | $000011000000 y y$ | $M \rightarrow B,\binom{X \sim S P X}{Y \sim S P Y}$ |  | 1/1 |
| Load Memory from A | LMA(XY) | $\begin{array}{lllllllllll}0 & 0 & 1 & 0 & 0 & 1 & 0 & 1 & y & x\end{array}$ | $A \rightarrow M,\binom{X-S P X}{Y \sim S P Y}$ |  | 1/1 |
| Load Memory from A | LMAD d | $\begin{array}{llllllllll} 0 & 1 & 1 & 0 & 0 & 1 & 0 & 1 & 0 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0} \\ \hline \end{array}$ | $\mathrm{A} \rightarrow \mathrm{M}$ |  | 2/2 |
| Load Memory from A, Increment Y | LMAIY(X) | $\begin{array}{lllllllllll}0 & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & x\end{array}$ | $\begin{gathered} A \rightarrow M, Y+1 \rightarrow Y \\ (X \sim S P X) \end{gathered}$ | NZ | 1/1 |
| Load Memory from A, Decrement Y | LMADY( $X$ ) | $\begin{array}{lllllllllll}0 & 0 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & x\end{array}$ | $\underset{(X \rightarrow S P X)}{A \rightarrow Y}$ | NB | 1/1 |
| Exchange Memory and A | XMA(XY) | $\begin{array}{lllllllllll}0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & y & x\end{array}$ | $M \mapsto A,\binom{X-S P X}{Y-S P Y}$ |  | 1/1 |
| Exchange Memory and A | XMAD d | $\begin{array}{llllllllll} 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ | $\mathrm{M} \rightarrow \mathrm{A}$ |  | 2/2 |
| Exchange Memory and B | XMB(XY) | $\begin{array}{llllllllllll}0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & y & x\end{array}$ | $M \rightarrow B,\left(\begin{array}{l}X \\ Y-S P X \\ Y\end{array}\right)$ |  | 1/1 |

Note: ( XY ) and ( X ) have the following meaning:
(1) The instructions with (XY) have 4 mnemonics and 4 object codes for each (example of LAM (XY) is given below). The op-code X or Y is assembled as follows:

| MNEMONIC | $y$ | $x$ | FUNCTION |
| :--- | :---: | :---: | :---: |
| LAM | 0 | 0 |  |
| LAMX | 0 | 1 | $\mathrm{X}-$ SPX |
| LAMY | 1 | 0 | $\mathrm{Y}-$ SPY |
| LAMXY | 1 | 1 | $\mathrm{X} \mapsto$ SPX, Y - SPY |

(2) The instructions with $(X)$ have 2 mnemonics and 2 object codes for each (example of LMAIY $(X)$ is given below). The op-code X is assembled as follows:

| MNEMONIC | $x$ | FUNCTION |
| :---: | :---: | :---: |
| LMAIY | 0 |  |
| LMAIYX | 1 | $\mathrm{X}-$ SPX |

Table 34. Arithmetic Instructions

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | $\text { WORD/ } \mathrm{CYCLE}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Add Immediate to A | Al i | $\begin{array}{lllllllllll}1 & 0 & 1 & 0 & 0 & 0 & i_{3} & i_{2} & i_{1} & i_{0}\end{array}$ | $A+i \rightarrow A$ | OVF | 1/1 |
| Increment B | IB | $\begin{array}{llllllllll}0 & 0 & 0 & 1 & 0 & 0 & 1 & 1 & 0 & 0\end{array}$ | $B+1 \rightarrow B$ | NZ | 1/1 |
| Decrement B | DB | $\begin{array}{lllllllllll}0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1\end{array}$ | $B-1 \rightarrow B$ | NB | 1/1 |
| Decimal Adjust for Addition | DAA | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & 1 & 0\end{array}$ |  |  | 1/1 |
| Decimal Adjust for Subtraction | DAS | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0\end{array}$ |  |  | 1/1 |
| Negate A | NEGA | $\begin{array}{llllllllll}0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0\end{array}$ | $\overline{\mathrm{A}}+1 \rightarrow \mathrm{~A}$ |  | 1/1 |
| Complement B | COMB | $\begin{array}{llllllllll}0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$ | $\bar{B} \rightarrow B$ |  | 1/1 |
| Rotate Right A with Carry | ROTR | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0\end{array}$ |  |  | 1/1 |
| Rotate Left A with Carry | ROTL | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 1\end{array}$ |  |  | 1/1 |
| Set Carry | SEC | $\begin{array}{llllllllll}0 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & 1 & 1\end{array}$ | $1 \rightarrow$ CA |  | 1/1 |
| Reset Carry | REC | $\begin{array}{lllllllllll}0 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0\end{array}$ | $0 \rightarrow C A$ |  | 1/1 |
| Test Carry | TC | $\begin{array}{llllllllll}0 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 1\end{array}$ |  | CA | 1/1 |
| Add A to Memory | AM | $0 \begin{array}{llllllllll}0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0\end{array}$ | $M+A \rightarrow A$ | OVF | 1/1 |
| Add A to Memory | AMD d | $\begin{array}{cccccccccc} 0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0} \\ \hline \end{array}$ | $M+A \rightarrow A$ | OVF | 2/2 |
| Add A to Memory with Carry | AMC | $\begin{array}{llllllllll}0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0\end{array}$ | $\underset{\substack{M+A+C A \\ O V F}}{\substack{A}}$ | OVF | 1/1 |
| Add A to Memory with Carry | AMCD d | $\begin{array}{cccccccccc} 0 & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0} \\ \hline \end{array}$ | $\begin{gathered} \mathrm{M}+\mathrm{A}+\mathrm{CA} \rightarrow \mathrm{~A} \\ \mathrm{OVF} \rightarrow \mathrm{CA} \\ \hline \end{gathered}$ | OVF | 2/2 |
| Subtract A from Memory with Carry | SMC | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 0\end{array}$ | $\underset{\substack{M-A-\overline{C A} \\ N B \rightarrow C A}}{ }$ | NB | 1/1 |
| Subtract A from Memory with Carry | SMCD d | $\begin{array}{cccccccccc} 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0} \\ \hline \end{array}$ | $\underset{N B \rightarrow C A}{M-A-\overline{C A} \rightarrow A}$ | NB | 2/2 |
| OR A and B | OR | $\begin{array}{llllllllll}0 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ | $A \cup B \rightarrow A$ |  | 1/1 |
| AND Memory with A | ANM | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & 0\end{array}$ | $A \cap M \rightarrow A$ | NZ | 1/1 |
| AND Memory with A | ANMD d | $\begin{array}{cccccccccc} 0 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ | $A \cap M \rightarrow A$ | NZ | 2/2 |
| OR Memory with A | ORM |  | $A \cup M \rightarrow A$ | NZ | 1/1 |
| OR Memory with A | ORMD d | $\begin{array}{cccccccccc} 0 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 \\ d_{9} & d_{8} & d_{2} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ | $A \cup M \rightarrow A$ | NZ | 2/2 |
| EOR Memory with A | EORM | $\begin{array}{llllllllll}0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 0\end{array}$ | $A \oplus M \rightarrow A$ | NZ | 1/1 |
| EOR Memory with A | EORMD d | $\begin{array}{cccccccccc} 0 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{2} & d_{0} \\ \hline \end{array}$ | $A \oplus M \rightarrow A$ | NZ | $2 / 2$ |

Note: $\cap$ : Logic AND
$U$ : Logical OR
$\oplus$ : Exclusive OR

Table 35. Compare Instructions

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Immediate Not Equal to Memory | INEM i |  | $i \neq M$ | NZ | 1/1 |
| Immediate Not Equal to Memory | INEMD i,d |  | $i \neq M$ | NZ | 2/2 |
| A Not Equal to Memory | ANEM | 0000000000100 | $A \neq M$ | NZ | 1/1 |
| A Not Equal to Memory | ANEMD d |  | $A \neq M$ | NZ | 2/2 |
| B Not Equal to Memory | BNEM | 00010000100 | $B \neq M$ | NZ | 1/1 |
| Y Not Equal to Immediate | YNEI i | $\begin{array}{lllllllllll}0 & 0 & 0 & 1 & 1 & 1 & i_{3} & i_{2} & i_{1} & i_{0}\end{array}$ | $Y \neq \mathrm{i}$ | NZ | 1/1 |
| Immediate Less or Equal to Memory | ILEM i |  | ism | NB | 1/1 |
| Immediate Less or Equal to Memory | ILEMD i,d |  | $i \leq M$ | NB | 2/2 |
| A Less or Equal to Memory | ALEM | 0000010100 | $A \leq M$ | NB | 1/1 |
| A Less or Equal to Memory | ALEMD d |  | $A \leq M$ | NB | 2/2 |
| B Less or Equal to Memory | BLEM | 001110000100 | $B \leq M$ | NB | 1/1 |
| A Less or Equal to Immediate | ALEI i |  | $A \leq i$ | NB | 1/1 |

Table 36. RAM Bit Manipulation Instructions

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | $\text { WORD } / \mathrm{CYCLE}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set Memory Bit | SEM $n$ | $0001000001 n_{1} n_{0}$ | $1 \rightarrow M(n)$ |  | 1/1 |
| Set Memory Bit | SEMD n, d |  | $1 \rightarrow M(n)$ |  | 2/2 |
| Reset Memory Bit | REM $n$ | $0010000100 n_{1} n_{0}$ | $0 \rightarrow M(n)$ |  | 1/1 |
| Reset Memory Bit | REMD n, d | $\begin{array}{llllllllll} 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{array} n_{1} n_{0}$ | $0 \rightarrow M(n)$ |  | 2/2 |
| Test Memory Bit | TM $n$ |  |  | $M(n)$ | 1/1 |
| Test Memory Bit | TMD n,d |  |  | $M(n)$ | 2/2 |

## Table 37. ROM Address Instructions

| OPERATION | MNEMONIC | OPERATION CODE | FUNCTION | STATUS | WORD |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Branch on Status 1 | BR b |  |  | 1 | 1/1 |
| Long Branch on Status 1 | BRL u |  |  | 1 | 2/2 |
| Long Jump Unconditionally | JMPL u |  |  |  | 2/2 |
| Subroutine Jump on Status 1 | CAL a | $\begin{array}{lllllllllll}0 & 1 & 1 & 1 & a_{5} & a_{4} & a_{3} & a_{2} & a_{1} & a_{0}\end{array}$ |  | 1 | 1/2 |
| Long Subroutine Jump on Status 1 | CALL u |  |  | 1 | 2/2 |
| Table Branch | TBR p |  |  |  | 1/1 |
| Return from Subroutine | RTN | $\begin{array}{llllllllll}0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0\end{array}$ |  |  | 1/3 |
| Return from Interrupt | RTNI | 000000001000001 | ${ }_{C A}^{1} \cdot 1 / E$ | ST | 1/3 |

## Table 38. Input/Output Instructions



## Table 39. Control Instructions

| OPERATION | MNEMONIC | OPERATION CODE |  |  |  |  |  |  |  |  |  | FUNCTION | STATUS | WORD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No Operation | NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  | 1/1 |
| Start Serial | STS | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |  |  | 1/1 |
| Stand-by Mode | SBY | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |  |  | 1/1 |
| Stop Mode | STOP | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |  |  | 1/1 |

Table 40. Opcode Map


## Absolute Maximum Ratings

|  | Symbol | Value | Unit | Note |
| :--- | :--- | :--- | :--- | :--- |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 | V |  |
| Terminal Voltage | $\mathrm{V}_{\mathrm{T}}$ | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
| Total Allowance of Input Current | $\Sigma \mathrm{I}_{\mathrm{O}}$ | 105 | mA | 2 |
| Total Allowance of Output Current | $-\Sigma \mathrm{I}_{\mathrm{O}}$ | 60 | mA | 3 |
| Maximum Input Current | $\mathrm{I}_{\mathrm{O}}$ | 4 | mA | 4,5 |
| Maximum Output Current |  | 30 | mA | 4,6 |
| Operating Temperature | $-\mathrm{I}_{\mathrm{O}}$ | 4 | mA | 7,8 |
| Storage Temperature |  | 20 | mA | 7,9 |

Notes: 1. Permanent damage may occur if absolute maximum ratings are exceeded. Normal operation should be under the conditions of Electrical Characteristics. If these conditions are exceeded, it may cause a malfunction or affect the reliability of LSI.
2. Total allowance of input current is the total sum of input current which flows in from all I/O pins to GND simultaneously.
3. Total allowance of output current is the sum of output current which flows out from $\mathrm{V}_{\mathrm{CC}}$ to all $\mathrm{I} / \mathrm{O}$ pins simultaneously.
4. Maximum input current is the maximum amount of input current from each I/O pin to GND.
5. $\mathrm{D}_{10}-\mathrm{D}_{15}, \mathrm{R}_{0}-\mathrm{R}_{7}$.
6. $\mathrm{D}_{0}-\mathrm{D}_{9}$
7. Maximum output current is the maximum amount of output current from $\mathrm{V}_{\mathrm{CC}}$ to each $\mathrm{I} / \mathrm{O}$ pin.
8. $D_{0}-D_{9}, R_{0}-R_{7}$.
9. $\mathrm{D}_{10}-\mathrm{D}_{15}$

## Electrical Characteristics

## DC Characteristics

( $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%$, $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathbf{- 2 0}$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | RESET | $0.85 \mathrm{~V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |  |
|  |  | $\begin{aligned} & \hline \overline{\text { INTO}, ~} \overline{\text { INT1 }} \\ & \text { INT2, } \operatorname{INT3} \\ & \hline \text { SCKA, } \overline{\text { SCKB }} \end{aligned}$ | $0.8 \mathrm{~V}_{\mathrm{CC}}$ |  | $\mathrm{v}_{\mathrm{CC}}+0.3$ | V |  |  |
|  |  | SIA, SIB | $0.8 \mathrm{~V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |  |
|  |  | OSC1 | $\mathrm{V}_{\mathrm{CC}}-0.5$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | External Clock Operation |  |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | RESET | -0.3 |  | $0.15 \mathrm{~V}_{\mathrm{CC}}$ | V |  |  |
|  |  | $\begin{aligned} & \hline \overline{\mathrm{NTO}}, \overline{\mathrm{INT1}} \\ & \text { INT2, } \operatorname{INT3} \\ & \hline \text { SCKA, } \overline{\text { SCKB }} \end{aligned}$ | -0.3 |  | $0.2 \mathrm{~V}_{\mathrm{CC}}$ | V |  |  |
|  |  | SIA, SIB | -0.3 |  | $0.2 \mathrm{~V}_{\mathrm{CC}}$ | V | - |  |
|  |  | OSC1 | -0.3 |  | 0.5 | V | External Clock Operation |  |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \hline \overline{\text { SCKA }}, \text { SOA } \\ & \overline{\text { SCKB, SOB }} \\ & \text { TOB, TOC } \\ & \text { TOD1, TOD2 } \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}-1.0$ |  |  | V | ${ }^{-1} \mathrm{OH}=1.0 \mathrm{~mA}$ |  |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \hline \overline{\mathrm{SCKA}}, \mathrm{SOA} \\ & \hline \overline{\text { SCKB }} \text {, SOB } \\ & \text { TOB, TOC } \\ & \text { TOD1, TOD2 } \\ & \hline \end{aligned}$ |  |  | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  |
| Input/Output Leakage Current | $\left\|\mathrm{I}_{\text {IL }}\right\|$ | $\begin{aligned} & \text { RESET, OSC1 } \\ & \begin{array}{l} \text { INTO, } \\ \hline \text { INT1 } \end{array} \\ & \hline \text { INT2, INT3 } \\ & \hline \text { SCKA, SIA } \\ & \text { SCKB, SIB } \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | 1 |
| Current Dissipation in Active Mode | ${ }^{\prime} \mathrm{CC}$ | $\mathrm{V}_{\text {CC }}$ |  |  | 5 | mA | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{osc}}=$ <br> 4 MHz DTMF receiver and analog comparator stop | 2 |
|  | IccA | $\mathrm{V}_{\mathrm{CC}}$ |  |  | 20 | mA | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{osc}}=$ <br> 4 MHz DTMF receiver operates | 3 |
|  | ${ }^{\text {ccB }}$ | $\mathrm{V}_{\text {CC }}$ |  |  | 7 | mA | $V_{C C}=5 V, f_{\text {osc }}=$ <br> 4 MHz Analog comparator operates | 4 |
| Current dissipation in standby mode | ${ }^{\text {ISBY }} 1$ | $\mathrm{V}_{\mathrm{CC}}$ |  |  | 3.5 | mA | $V_{C C}=5 V, f_{o s c}=$ <br> 4 MHz maximum logic operation | 5 |
|  | $\overline{\mathrm{SBS}} 2$ | $\mathrm{V}_{\mathrm{CC}}$ |  |  | 3 | mA | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{osc}}=$ <br> 4 MHz minimum logic operation |  |
| Current dissipation in stop mode | Istop | $\mathrm{V}_{\text {CC }}$ |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 6 |
| Stop mode retain voltage | $V_{\text {STOP }}$ |  | 2.0 |  |  | V |  | 7 |

Notes: 1. Output buffer current is excluded.
2. The MCU is in the reset state. Input/output current does not flow. Test conditions: MCU: Reset

Pin: RESET, $\overline{T E S T}-V_{C C}$
3. DTMF signal receive mode. Input/output current does not flow.
4. Analog comparator operates and input/output current does not flow.
5. The timer operates with the fastest clock and input/output current does not flow.

Test conditions: MCU: Standby mode
Input/output-Reset state
Serial interface-Stop
Timer-Prescaler divide ratio is $\mathbf{- 2}$
Pin: RESET-GND
TEST $-V_{C C}$
6. Input/output current does not flow. Test conditions: MCU: Stop Mode

Pin: RESET-GND
TEST- $V_{C C}$
7. RAM data is retained.

## Input/Output Characteristics for Standard Pin

 ( $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%$, $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted)| Item | Symbol | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | R0-R8 | $0.7 \mathrm{~V}_{\mathrm{CC}}$ |  | $V_{C C}+0.3$ | V |  |  |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | R0-R8 | -0.3 |  | $0.3 \mathrm{~V}_{C C}$ | V |  |  |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | RO-R7 | $\mathrm{V}_{\mathrm{CC}}-1.0$ |  |  | V | ${ }^{-1} \mathrm{OH}=1.0 \mathrm{~mA}$ |  |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | R0-R7 |  |  | 0.4 | V | ${ }^{-} \mathrm{IOL}=1.6 \mathrm{~mA}$ |  |
| Input/Output Leakage Current | $\left\|\mathrm{I}_{\text {IL }}\right\|$ | RO-R8 |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=O V$ to $\mathrm{V}_{\mathrm{CC}}$ | 1 |
| Input High/Low Voltage | $\frac{V R_{I N H}}{V R_{I N L}}$ | R82 (variable voltage reset mode) | $\underline{\mathrm{VR}} \underline{\text { ref }}+0.1$ |  | $V R_{\text {ref }}-0.1$ | V |  |  |
| Analog Input Reference Voltage Range | $V R_{\text {ref }}$ | R83 | 0 |  | $\mathrm{V}_{\mathrm{CC}}-1.2$ | V |  |  |
| Pull-Up MOS Current | ${ }^{-} \mathrm{l}_{\mathrm{pu}}$ | RO-R5 | 20 | 100 | 200 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\mathrm{CC}}=5.0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{in}}=0 \mathrm{~V} \end{aligned}$ |  |
| Pull-Down MOS Current | $\mathrm{I}_{\mathrm{PD}}$ | R6-R8 | 20 | 100 | 200 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\mathrm{CC}}=5.0 \mathrm{~V}, \\ & \mathrm{~V}_{\text {in }}=5.0 \mathrm{~V} \end{aligned}$ |  |

Note 1: Output buffer current is excluded.

Input/Output Characteristics for Large-Current Pins
( $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%$, $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20$ to $+75^{\circ} \mathrm{C}$ )

| Item | Symbol | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | D0-D 15 | $0.7 \mathrm{~V}_{\text {cc }}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |  |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | D0-D15 | -0.3 |  | $0.3 \mathrm{~V}_{\mathrm{cc}}$ | V |  |  |
| Output High Voltage | $\mathrm{V}_{\text {OH }}$ | D10-D15 | 2.0 |  |  | V | $-^{-1} \mathrm{OH}=10 \mathrm{~mA}$ |  |
|  |  | D0-D15 | $\mathrm{V}_{\text {cc }}-1.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ |  |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | D0-D9 |  |  | 2.0 | V | $\mathrm{I}_{\mathrm{OL}}=15 \mathrm{~mA}$ |  |
|  |  | D0-D15 |  |  | 0.4 | V | $\mathrm{I}_{\text {OL }}=1.6 \mathrm{~mA}$ |  |
| Input/Output Leakage Current | \| ${ }_{\text {LIL }} \mid$ | D0-D 15 |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | 1 |
| Pull-Up MOS Current | ${ }^{-1}{ }_{\text {pu }}$ | D0-D9 | 20 | 100 | 200 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \\ & \mathrm{v}_{\text {in }}=0 \mathrm{~V} \end{aligned}$ |  |
| Pull-Down MOS Current | PPD | D 10-D15 | 20 | 100 | 200 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\mathrm{cc}}=5.0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{in}}=5.0 \mathrm{~V} \end{aligned}$ |  |

Note 1: Output buffer current is excluded.

## AC Characteristics

( $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm \mathbf{1 0 \%}$, $\mathrm{GND}=\mathbf{0 V}, \mathrm{T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Items |  | Symbol | Pin Name | Min. | Typ. | Max. | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Oscillation Frequency | ${ }^{\text {fosc }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ | 1 | 4 | 4.5 | MHz |  |  |
|  | Instruction Cycle Time | ${ }^{\text {t }} \mathrm{CYC}$ |  | 1.78 | 2 | 8 | $\mu \mathrm{S}$ |  |  |
|  | Oscillator Stabilization Time | $\mathrm{t}_{\mathrm{RC}}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  |  | 20 | ms |  | 1 |
|  | External Clock Frequency | ${ }^{\text {f }}$ CP | $\mathrm{OSC}_{1}$ | 1 | 4 | 4.5 | MHz |  | 2 |
|  | External Clock High Level Width | ${ }^{\text {t }} \mathrm{CPH}$ | $\mathrm{OSC}_{1}$ | 82 |  |  | ns |  | 2 |
|  | External Clock Low Level Width | $\mathrm{t}_{\mathrm{CPL}}$ | $\mathrm{OSC}_{1}$ | 82 |  |  | ns |  | 2 |
|  | External Clock Rise Time | ${ }^{\text {t }} \mathrm{CPr}$ | $\mathrm{OSC}_{1}$ |  |  | 20 | ns |  | 2 |
|  | External Clock Fall Time | ${ }^{t} \mathrm{CPf}$ | $\mathrm{OSC}_{1}$ |  |  | 20 | ns |  | 2 |
|  | Instruction Cycle Time | ${ }^{\text {t }} \mathrm{CYC}$ |  | 1.78 | 2 | 8 | $\mu \mathrm{S}$ |  | 2 |
| External Interrupt Signal High Level Width |  | $\mathrm{t}_{\mathrm{IH}}$ | $\begin{aligned} & \overline{\mathrm{INT}_{0}}, \overline{\mathrm{INT}_{1}} \\ & \mathrm{INT}_{2}, \mathrm{INT}_{3} \end{aligned}$ | 2 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 3 |
| External Interrupt Signal Low Level Width |  | $\mathrm{t}_{\mathrm{IH}}$ | $\begin{aligned} & \overline{\mathrm{INT}_{0}}, \overline{\mathrm{INT}_{1}} \\ & \mathrm{INT}_{2}, \mathrm{INT}_{3} \\ & \hline \end{aligned}$ | 2 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 3 |
| RESET High Level Width |  | $\mathrm{t}_{\text {RSTH }}$ | RESET | 3 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 4 |
| Input Capacitance |  | $\mathrm{C}_{\text {in }}$ |  |  |  | 15 | pF | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\text {in }}=0 \mathrm{~V}$ |  |
| RESET Fall Time |  | $\mathrm{t}_{\text {RSTf }}$ |  |  |  | 20 | ms |  | 4 |
| Analog Comparator Stabilization Time |  | ${ }^{\text {t }}$ CSTB | R82 (variable voltage reset mode) |  |  | 2 | ${ }^{\text {cyc }}$ |  | 5 |
| DTMF Received Filter Stabilization Time |  | ${ }_{\text {t }}$ DTMFR | DTMF receive mode | - | - | 120 | ms |  | 6 |

Notes: 1. Oscillator stabilization time is the time until oscillator stabilizes after $\mathrm{V}_{\mathrm{CC}}$ reaches 4.5 V at power-on, or after RESET input goes high after cancelling stop mode. At power-on and during stop mode, RESET input must be applied for at least $t_{\text {RC }}$ to ensure oscillation stabilization time. When using crystal oscillator, please contact oscillator marker since oscillation stabilization time depends on the circuit constant and stray capacitance.
2. See Figure 40.
3. See Figure 41.
4. See Figure 42.
5. $\mathrm{t}_{\text {CSTB }}$ is the time until the analog comparator stabilizes after $\mathrm{R} 8_{2}$ enters variable voltage reset mode.
6. $T_{\text {DTMFR }}$ is the time until the filter and comparator stabilize to read correct data after the DTMFR enable bit is set to " 1 ".

## Serial Interface Timing Characteristics

( $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm \mathbf{1 0 \%}$, $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted)

## At Transfer Clock Output

| Item | Symbol | Pin Name | Value |  |  | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |  |
| Transfer Clock Cycle Time | $\mathrm{t}_{\text {Scyc }}$ | $\overline{\text { SCKA }}$, $\overline{\text { SCKB }}$ | 1 |  |  | $\mathrm{t}_{\text {cyc }}$ | Fig. 44 | 1,2 |
| Transfer Clock High Level Width | tSCKH | $\overline{\text { SCKA }}$, $\overline{\text { SCKB }}$ | 0.5 |  |  | $\mathrm{t}_{\text {Scyc }}$ | Fig. 44 | 1,2 |
| Transfer Clock Low Level Width | ${ }^{\text {tSCKL }}$ | $\overline{\text { SCKA }}$, $\overline{\text { SCKB }}$ | 0.5 |  |  | $\mathrm{t}_{\text {Scyc }}$ | Fig. 44 | 1,2 |
| Transfer Clock Rise Time | ${ }_{\text {tSCKr }}$ | $\overline{\text { SCKA }}$, $\overline{\text { SCKB }}$ |  |  | 100 | ns | Fig. 44 | 1,2 |
| Transfer Clock Fall Time | ${ }^{\text {tSCKf }}$ | $\overline{\text { SCKA }}$, $\overline{\text { SCKB }}$ |  |  | 100 | ns | Fig. 44 | 1,2 |
| Serial Output Data Delay Time | $\mathrm{t}_{\mathrm{DSO}}$ | SOA, SOB |  |  | 250 | ns | Fig. 44 | 1,2 |
| Serial Input Data Set-up Time | ${ }_{\text {tSSI }}$ | SIA, SIB | 300 |  |  | ns |  | 1 |
| Serial Input Data Hold Time | $\mathrm{t}_{\mathrm{HSI}}$ | SIA, SIB | 150 |  |  | ns |  | 1 |

## At Transfer Clock Input

| Item | Symbol | Pin Name | Value |  |  | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |  |
| Transfer Clock Cycle Time | ${ }^{\text {Scuc }}$ | $\overline{\text { SCKA }}$, $\overline{\text { SCKB }}$ | 1 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 1 |
| Transfer Clock High Level Width | tSCKH | $\overline{\text { SCKA }}$, $\overline{\text { SCKB }}$ | 0.5 |  |  | ${ }^{\text {tscyc }}$ |  | 1 |
| Transfer Clock Low Level Width | ${ }^{\text {tSCKL }}$ | $\overline{\text { SCKA }}$, $\overline{\text { SCKB }}$ | 0.5 |  |  | ${ }_{\text {tscyc }}$ |  | 1 |
| Transfer Clock Rise Time | ${ }_{\text {tSCKr }}$ | $\overline{\text { SCKA }}$, $\overline{\text { SCKB }}$ |  |  | 100 | ns |  | 1 |
| Transfer Clock Fall Time | ${ }_{\text {tSCK }}$ | $\overline{\text { SCKA }}$, $\overline{\text { SCKB }}$ |  |  | 100 | ns |  | 1 |
| Serial Output Data Delay Time | toso | SOA, SOB |  |  | 250 | ns | Fig. 44 | 1,2 |
| Serial Input Data Set-up Time | ${ }_{\text {tSSI }}$ | SIA, SIB | 300 |  |  | ns |  | 1 |
| Serial Input Data Hold Time | ${ }_{\text {HSI }}$ | SIA, SIB | 150 |  |  | ns |  | 1 |
| Transfer Clock End Detection Time | ${ }_{\text {tSCKHD }}$ | $\overline{\text { SCKA }}$, $\overline{\text { SCKB }}$ | 1 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 1, 2, 3 |

Notes: 1. See Figure 43.
2. See Figure 44.
3. Transfer Clock Completion Detect Time is the period of high level after 8 pulses of transfer clock are input. SCI interrupt request flag is not set when the next transfer clock is input before completion detect time has passed.

## DTMF Receiver Characteristics

( $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$, $\mathrm{f}_{\text {osc }}=\mathbf{4 . 0 0} \mathrm{MHz}$ )

| Item |  | Embn. | Typ. | Max. | Unit | Test Condintion Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dynamic Range | Valid Input Signal Levels (each composite signal tone) | -29.0 | - | + 1.0 | dBm |  | 1, 2, 5 |
|  | Noise Tolerance | - | -16 | - | dB |  | 1,3,5 |
|  | Hum Tolerance | - | $+20$ | - | dB |  | 1,5 |
|  | Dial Tone Tolerance | - | 0 | - | dB |  | 1, 5 |
| Twist | Positive/Negative Twist Accept | - | $\pm 10$ | - | dB |  | 1, 5 |
| Accuracy | Frequency Deviation Accept | - | $\pm 1.8$ | - | \% |  | 1,5 |
|  | Frequency Deviation Reject | - | $\pm 3.5$ | - | \% |  | 1,5 |
| Speech Immunity |  | - | 2 | - | No. of Times |  | 1, 4, 5 |

Notes: 1. Receiver characteristics are tested at the factory using a special program.
2. Reference power of 1 mW into a $600 \Omega$ load.
3. Total distortion is 300 Hz to 3.4 KHz .
4. MITEL standard tape is used.
5. Use Figure 45.


Crystal: 4.0 MHz (Nippon Denpa Kogyo)
$\mathrm{R}_{\mathrm{f}}: 1 \mathrm{M} \Omega \pm 20 \%$
$\mathrm{C}_{1}=\mathrm{C}_{2}=10$ to $22 \mathrm{pF} \pm 20 \%$
Figure 39. Oscillation Circuit



Figure 41. Interrupt and Timer Input Timing


Figure 42. Reset Timing

Figure 40. External Clock Timing


Figure 43. Timing Diagram of Serial Interface


Figure 44. Timing Load Circuit


C1: $0.02 \mu \mathrm{~F}$
C2: 0.1 $\mu \mathrm{F}$
C3: $220 \mu \mathrm{~F}$
R1: 200k $\Omega$
R2: 200ks
R3: 100k $\Omega$

Figure 45. DTMF Receiver Measurement Circuit
Package Dimensions
Unit: mm (inch)

FP-64A


## HD404678 OPTION LIST

| Date of Order |  |
| :--- | :--- |
| Customer |  |
| Dept. |  |
| Name |  |
| ROM Code Name |  |
| LSI Type Number |  |

(1) Package

| Package |
| :--- |
| $\square$ FP-64A |

(2) ROM Code Media

ROM Code Media
EPROM On-Package Microcomputer Type

## Application Check List

## (3) Oscillator

- 4MHz Crystal

4MHz External Clock
*Please enter check marks ( $\quad$, $\mathrm{X},\ulcorner$ ) in applicable item

# HD404708/HD404709/ HD4074709 

## Description

The MCU are 4 -bit single-chip HMCS400 series microcomputers providing high programming productivity. They incorporate high-voltage I/O pins, a Vacuum Fluorescent Display (VFD) controller/driver, a pulse width modulation output circuit, and a 32.768 kHz oscillator used for the precise watch.

## Features

- 8192 words $\times 10$ bits ROM (HD404708) 16384 words $\times 10$ bits ROM (HD404709) 16384 words $\times 10$ bits PROM (HD4074709) (The PROM is compatible with the 27256 type.)
- 576 digits $\times 4$ bits RAM
- $56 \mathrm{I} / \mathrm{O}$ pins including 32 high-voltage (max. 40V), high current (max. 15mA) pins.
- Three on-chip timer/counters
- Clock synchronous 8-bit serial interface
- 14 bit PWM D/A converter
- Four external (including two double-edged) and five internal interrupt sources
- Subroutine stack which allows up to 16 levels including interrupts
- Three low power dissipation modes: Standby mode, Watch mode, Stop mode
- Two builtin oscillators: System/subsystem oscillator
- Instruction cycle time: $0.89 \mu \mathrm{~s}\left(\mathrm{~V}_{\mathrm{CC}}=3.5-\right.$ 6V)
- Modes: MCU mode

PROM mode (HD4074709)

## Program Development Support Tools

- Cross assembler and simulator software for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PC
- Programming socket adapter for programming the EPROM-on-chip device

Type of Products
Mask ROM type ( $* * *$ : ROM code)

| Part No. | ROM (Words) | Package |
| :--- | :--- | ---: |
| HD404708***S | 8192 | DP-64S |
| HD404708***S |  | FP-64B |
| HD404709***S | 16384 | DP-64S |
| HD404709***FS |  | FP-64B |
| HD404709***H |  | FP-64A |

## ZTAT type

| Part No. | ROM (Words) | Package |
| :--- | :--- | :--- |
| HD4074709S | 16384 | DP-64S |
| HD4074709FS |  | FP-64B |
| HD4074709C |  | DC-64S |
| HD4074709H |  | FP-64A |

## Pin Arrangment




## Pin Description

## GND, Vcc (Power)

These are the power supply pins for the MCU. Connect the GND to the ground (OV) and apply the $\mathrm{V}_{\mathrm{CC}}$ power supply voltage to $\mathrm{V}_{\mathrm{CC}}$.

## TEST

$\overline{T E S T}$ is used for test purposes only. TEST must be connected to $\mathrm{V}_{\mathrm{Cc}}$.

## RESET

RESET resets the MCU.
OSC $_{1}$, OSC $_{2}$
$\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ are input and output pin for the internal oscillator circuit. They can be connected to a crystal resonator, a ceramic filter resonator. In the case of an external oscillator circuit, an external clock signal is connected to $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ is open.
$\mathrm{CL}_{1}, \mathrm{CL}_{2}$
These pins are input pins for the 32.768 kHz crystal oscillator used for the precise watch.
$\mathbf{D}_{\mathbf{0}}$ - $\mathbf{D}_{\mathbf{1 5}}$ (D Ports)
The D ports are input/output ports addressed by bit. Each port output consists of an opendrain PMOS, which realizes high-voltage and high drive current capability on these port pins. These pins are multiplexed with the segment pins used for the VFD controller.

## RO - RA (R Ports)

The R ports are 4-bit ports, except for R8 and RA which are addressed by 2 bits. R9 and RA are input ports and R0 to R8 are input/output
ports. While R4 to R9 port pins are standard pins, R0 to R3 and RA pins are high-voltage pins. Each RO to R3 output consists of an open-drain PMOS which realizes high-voltage and high drive current capability on these port pins. These pins are multiplexed with the digit pins for the VFD controller. Port pins $\mathrm{R} 4_{0}$ to $\mathrm{R} 4_{3}, \mathrm{R} 6_{0}$ to $\mathrm{R} 6_{3}$ and $\mathrm{R} 7_{0}$ are multiplexed with peripheral pins.

## $\overline{\overline{I N T}_{0}}, \overline{\mathrm{INT}_{1}}, \overline{\overline{\mathrm{INT}}_{2}}, \overline{\overline{\mathrm{INT}}_{3}}$ (Interrupts)

These signals externally interrupt the MCU. $\overline{\mathrm{INT}_{1}}$ can be also used as an external event input for timer $\mathrm{B} . \overline{\mathrm{INT}} \mathrm{I}_{0}$ to $\overline{\mathrm{INT}_{3}}$ are multiplexed with $R 6_{0}$ to $R 6_{3}$, respectively.

## $\overline{\text { SCK }}$, SI, SO (Serial Communications Interface)

The MCU is provided with a clock input/output ( $\overline{\mathrm{SCK}}$ ), receive data input (SI), and transmit data output (SO) for a serial communications interface. SCK, SI and SO are multiplexed with R 40 to $\mathrm{R} 4_{2}$, respectively.

## BUZZ (Timer Output)

This pin outputs a variable-duty square wave. It is multiplexed with R7o.
$F D_{0}-F_{15}, F^{\prime} S_{0}-F_{15}(V F D$ Controller)
$F D_{0}$ to $\mathrm{FD}_{15}$ are the digit pins for the VFD (Vacuum Fluorescent Display) controller. They are multiplexed with port pins R0 to R3. $\mathrm{FS}_{0}$ to $\mathrm{FS}_{15}$ are the segment pins for the VFD controller. They are multiplexed with the D port pins.

## PWM (PWM D/A Converter)

This pin output a square wave from the PWM $\mathrm{D} / \mathrm{A}$ converter. It is multiplexed with pin $\mathrm{R} 4_{3}$.

## Functional Description

## ROM Memory Map

The following paragraphs describe the ROM in detail. Figure 1 shows the ROM memory map.

Vector Address Area (\$0000 to \$000F): Locations \$0000 through \$000F are reserved for the JMPL instruction which results in a branch to the starting address of the reset routine and the starting address of the interrupt service routine. After reset or interrupt execution, the program starts from the vector address.

Zero-page Subroutine Area ( $\mathbf{\$ 0 0 0 0}$ to \$003F): Locations $\$ 0000$ through $\$ 003 F$ are reserved for subroutines to which the CAL instruction branches the program.

Pattern Area ( $\mathbf{\$ 0 0 0 0}$ to $\mathbf{\$ 0} \mathbf{F F F}$ ): Locations $\$ 0000$ through $\$ 0 F F F$ are reserved for ROM data which can be referred to as a pattern by the P instruction.

## Program Area

(\$0000 to \$1FFF : HD404708,
\$0000 to S3FFF : HD404709/HD4074709): Locations $\$ 0000$ through $\$ 1 \mathrm{FFF}$, \$3FFF can be used for the program code.


Figure 1. ROM Memory Map

## HITACHI

## RAM Memory Map

The MCU contains 512 digits of 4-bit RAM for the data and stack areas. In addition to these areas, interrupt control bits, special function registers and a VFD data area are also mapped on the RAM. The following paragraphs describe the RAM in detail. Figure 2 shows the RAM memory map.

Interrupt Control Bit Area (\$000 to $\mathbf{\$ 0 0 3}$, $\$ 020$ to $\$ 023$ ): This area is used for interrupt control. Figure 3 shows this area. It can be accessed only by the RAM bit manipulation instructions.

The interrupt request flag cannot be set by software. The RSP bit resets only the stack pointer. The state of the LSON flag depends on the low power mode. The WDON flag is affected by the SEM and SEMD instructions only.

Special Function Registers Area (\$004 to \$01F, \$024 to \$03F): This area consists of mode or data registers for external interrupts, the serial interface, the timer/counter, and data control registers for all I/O ports. There are three types of the registers: read-only, write-only and read/write. These registers cannot be affected by the RAM bit manipu-
lation instructions.
VFD Data Area ( $\mathbf{\$ 0 6 0}$ to $\mathbf{\$ 0 9 F}$ ): This area stores the data to be displayed on the VFD. This data automatically appears in the VFD segment. Data " 1 " indicates the segment is ON and " 0 " indicates OFF. Also, this area is available as a data area.

Data Area ( $\mathbf{\$ 0 4 0}$ to $\mathbf{\$ 0 4 F}, \mathbf{\$ 0 A 0}$ to $\mathbf{\$ 2 4 F}$ ): Location $\$ 040$ through $\$ 04 F$, the memory registers (MR), can be also accessed by the LAMR and XMRA instructions. Figure 4 shows memory register area.

Stack Area (\$3C0 to \$3FF): Locations \$3C0 through \$3FF are reserved for the stack area to save the contents of the program counter (PC), the status flag (ST) and the carry flag (CA) during subroutine calls (the CAL and CALL instructions) or during interrupt servicing. One level of subroutine requires four digits, which allows the programmer to use up to 16 levels of subroutines. Figure 4 shows the stack area and saved data. The program counter is popped off the stack by the RTN and RTNI instructions, while the status and carry flags are popped off the stack only by the RTNI instruction. The unused area is available as a data area.


Figure 2. RAM Memory Map

| 0 | bit 3 | bit 2 | bit 1 | bit 0 | \$000 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IMO (IM of $\overline{\mathrm{INTo}}$ ) | $\begin{gathered} \text { IFO } \\ \text { (IF of } \overline{\mathrm{INT}} \text { ) } \end{gathered}$ | $\begin{gathered} \text { RSP } \\ \text { (Reset SP Bit) } \end{gathered}$ | $\begin{gathered} \text { I/E } \\ \text { (Interrupt Enable Flag) } \end{gathered}$ |  |
| 1 | IMTA <br> (IM of TIMER A) | $\begin{gathered} \text { IFTA } \\ \text { (IF of TIMER A) } \end{gathered}$ | $\begin{gathered} \mathrm{IM} 1 \\ (\mathrm{IM} \text { of } \overline{\mathrm{INT}}) \end{gathered}$ | $\begin{gathered} \text { IF } 1 \\ \text { (IF of } \overline{\mathrm{NNT}_{1}} \text { ) } \end{gathered}$ | \$001 |
| 23 | IMTC <br> (IM of TIMER C) | $\begin{gathered} \text { IFTC } \\ \text { (IF of TIMER C) } \end{gathered}$ | IMTB <br> (IM of TIMER B) | $\begin{gathered} \text { IFTB } \\ \text { (IF of TIMER B) } \end{gathered}$ | \$002 |
|  | IMKS <br> (IM of KEY SCAN) | $\begin{gathered} \text { IFKS } \\ \text { (IF of KEY SCAN) } \end{gathered}$ | IMS <br> (IM of SERIAL) | $\begin{gathered} \text { IFS } \\ \text { (IF of SERIAL) } \end{gathered}$ | \$003 |
| (Note) | IF : Interrupt Request Fla <br> IM : Interrupt Mask <br> I/E : Interrupt Enable Flag <br> SP: Stack Pointer |  |  |  |  |
|  | Each bit in the interrupt control bits area is set by the SEM/SEMD instruction, reset by the REM/REMD instruction, and tested by the TM/TMD instruction. This bit is not affected by other instructions. Furthermore, IF (interrupt request flag) is not affected by the SEM/SEMD instruction. The contents of status become invalid when the RSP bit and the bits which do not exist are tested. |  |  |  |  |
| 0 |  |  | WDON (Watch Dog ON Flag) | LSON (Low Speed ON Flag) | \$020 |
| 1 |  |  |  |  | \$021 |
| 2 |  |  | eserved |  | \$022 |
| 3 | $\underset{\left(\mathrm{IM} \text { of } \frac{\mathrm{IM}}{\mathrm{INT}_{3}}\right. \text { ) }}{\text { ( }}$ | $\frac{\mathrm{IF}_{3}}{\text { (IF of } \frac{\mathrm{INT}_{3}}{} \text { ) }}$ | $\begin{gathered} \mathrm{IM} \mathrm{IM}_{2} \text { of } \overline{\mathrm{INT}} \text { ) } \end{gathered}$ | $\frac{\mathrm{IF}_{2}}{\left(\mathrm{IF} \text { of } \overline{\mathrm{INT}_{2}}\right)}$ | \$023 |
| (Note) | The WDON flag is set by the SEM/SEMD instruction and reset by the MCU reset. <br> The contents of status become invarid when the WDON flag and the bits which do not exist are tested. |  |  |  |  |

Figure 3. Interrupt Control Bits Area and Register Flag Area


Figure 4. Memory Register, Stack Area and Stack Position

## HITACHI

## Register and Flags

The MCU has nine registers and two flags for CPU operation. The following paragraphs describe the registers and flags in detail. Figure 5 shows these registers and flags.

Accumulator (A), B Register (B): The 4-bit accumulator and $B$ register hold the results from the Arithmetic Logic Unit (ALU) as well as transfer data between memories, I/O and other registers.

W Register (W), X Register (X), Y Register ( $\mathbf{Y}$ ): The 2-bit $W$ register and the 4 -bit $X$ and $Y$ registers indirectly address the RAM. The $Y$ register is also used for $D$ port addressing.

SPX Register (SPX), SPY Register (SPY): The 4-bit SPX and SPY registers are used to assist the $X$ and $Y$ registers, respectively.

Carry (CA): The carry flag (CA) indicates an overflow resulting from the ALU during arithmetic operation. It is also affected by the SEC, REC, ROTL and ROTR instructions. The content of the carry flag is pushed onto the stack during interrupt servicing, and popped off the stack by the RTNI instruction. This flag is not affected by the RTN instruction.

Status (ST): The status flag (ST) indicates an ALU overflow and ALU non-zero during arithmetic or compare instructions and the result of the bit test instruction. Moreover, the status flag controls branches caused by the BR, BRL, CAL or CALL instructions. Whether these instructions are executed or skipped, the status flag is set to 1 . The state of this flag remains unchanged until the next arithmetic, compare, bit test, and branch instruction is executed. During interrupt servicing, the content of the status is pushed onto the stack, and popped off the stack by the RTNI instruction. This flag is not affected by the RTN instruction.

Program Counter (PC): The program counter is a 14 -bit binary counter which holds the ROM address.

Stack Pointer (SP): The stack pointer (SP) is a 10-bit register which indicates the next stack address. This pointer, which is initialized to $\$ 3 F F$, is decremented by 4 when data is pushed onto the stack, and is incremented by 4 when data is popped off the stack. The highest four bits are fixed to 1111, which allows the pointer to indicate up to 16 levels of subroutines. The stack pointer is initialized when the MCU is reset or the RSP bit is reset by the REM or REMD instructions.


Figure 5. Registers and Flags

## Reset

The MCU is reset by setting the RESET pin to high level. At power-on or releasing the system oscillator from stop state, the RESET input must be applied for $t_{R C}$ or for a longer period in order to stabilize the oscillator. In other cases, the RESET input for two instruction cycles resets the MCU. Table 1 lists the initialization values for the registers and counters at the MCU reset.

## Interrupt

The MCU has nine interrupt sources; external signals ( $\mathrm{INT}_{0}-\overline{\mathrm{INT}}_{3}$ ), timer counter (timer A , timer B, timer C), serial interface, and key scanning. For each interrupt source, an interrupt request flag (IF), an interrupt mask bit (IM) and vector address are provided in order to control the interrupt request. The interrupt enable flag ( $I / E$ ) allows interrupt service.

Interrupt Control Bits and Interrupt Service: Locations $\$ 000$ through $\$ 003$ and $\$ 020$ through \$023 in RAM are reserved for the interrupt control bits. These bits can be accessed by the RAM bit manipulation instructions. The interrupt request flags are set only by signals from interrupt sources. The MCU reset initializes the interrupt enable
flag and the interrupt request flags to 0 and the interrupt mask bits to 1 . Figure 6 shows the interrupt control circuit block diagram. Table 2 lists interrupt priority and vector addresses for each interrupt source. Table 3 lists the state of the interrupt control bits for interrupt service caused by each interrupt source. An interrupt request occurs when the interrupt request flag is set to 1 and the interrupt mask flag is set to 0 . In this case the interrupt enable flag is then set to 1 , an interrupt occurs and a vector address corresponding to the interrupt source is then obtained from the PLA.

The sequence and flowchart for interrupt service are shown in figures 7 and 8 respectively. If an interrupt is requested, the current instruction is completed in the first cycle. The interrupt enable flag is then reset in the second cycle. The contents of the carry flag, status flag and program counter are pushed onto the stack in the second and third cycles. In the third cycle the program routine jumps to the appropriate vector address and the interrupt routine is executed. The user must assign each vector address to the JMPL instruction which branches to the starting address of the interrupt routine. In the interrupt routine, the interrupt request flag must be reset by software.

## Table 1. Initial Values at the MCU Reset

| Registers |  | Initial value | Description |
| :---: | :---: | :---: | :---: |
| Program Counter (PC) |  | \$0000 | The program is executed from address \$0000 |
| Status (ST) |  | 1 | The program branches by branch instruction |
| Stack Pointer (SP) |  | \$3FF | The stack level is set to 0 |
| Interrupt flag/mask | Interrupt enable flag (I/E) | 0 | Any interrupts are masked |
|  | Interrupt request flag (IF) | 0 | No interrupt request occurs |
|  | Interrupt mask (IM) | 1 | Interrupt request is masked |
| 1/0 | Port data reg. (PDR) (high voltage pin) | 0 | Output 0 is enabled |
|  | Port data reg. (PDR) (standard pin) | 1 | Output 1 is enabled |
|  | Data control reg. (DCR) | 0 | Output buffer is OFF (in high impedance) |
|  | Port mode reg. A (PMRA) | 0000 | See port mode register A section |
|  | Port mode reg. B (PMRB) | 0000 | See port mode register B section |
|  | Interrupt mode reg. (IMR) | 0000 | See interrupt mode register section |
| Timer/ serial | Timer mode reg. A (TMA) | 0000 | See timer mode register A section |
|  | Timer mode reg. B (TMB) | 0000 | See timer mode register B section |
|  | Timer mode reg. C (TMC) | 0000 | See timer mode register C section |
|  | Serial mode reg. (SMR) | 0000 | See serial mode register section |
|  | Prescaler S | \$000 |  |
|  | Prescaler W | \$00 |  |
|  | Timer counter A (TCA) | \$00 |  |
|  | Timer counter B (TCB) | \$00 |  |
|  | Timer counter C (TCC) | \$00 |  |
|  | Timer load reg. B (TLR) | \$00 |  |
|  | Timer load reg. C (TCR) | \$00 |  |
|  | Octal counter | 000 |  |
| VFD | VFD segment reg. (FSR) | 0000 | See VFD segment register section |
|  | VFD digit reg. (FDR) | 0000 | See VFD digit register section |
|  | VFD dimmer mode reg. (DMR) | 0000 | See VFD dimmer mode register section |
|  | VFD control reg. (VCR) | 0000 | See VFD control register |
| PWM | PWM data reg. (PWDR3-0) | 0000 | See PWM data register |
| Bit register | Low speed ON flag (LSON) Watchdog timer ON flag (WDON) | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | See low power dissipation mode section See timer C section |
| Miscellaneous reg. (MIS) |  | 0000 | See miscellaneous register section |

The following is the state of other registers and flags at the MCU reset:

| Registers | In canceling Stop mode by the MCU reset | In other cases at the MCU reset |
| :---: | :---: | :---: |
| Carry (CA) | The value before the MCU reset may be | The value before the MCU reset may be |
| Accumulator (A) | changed. | changed. |
| $B$ register ( $B$ ) | In this case the MCU must be initialized by software. | In this case the MCU must be initialized by software. |
| W register ( W ) |  |  |
| X/SPX register (X/SPX) |  |  |
| Y/SPY register (Y/SPY) |  |  |
| Serial data register (SR) | Same as above | Same as above |
| RAM | The value before the MCU reset (the value before the STOP instruction execution) | Same as above |

Table 2. Vector Addresses and Interrupt Priority

| Reset and interrupt | Priority | Vector address |
| :---: | :---: | :---: |
| Reset |  | \$0000 |
| $\overline{\text { INTo }}$ | 1 | \$0002 |
| $\overline{\overline{I N T_{1}^{1}}}$ | 2 | \$0004 |
| Timer A | 3 | \$0006 |
| Timer B | 4 | \$0008 |
| Timer C | 5 | \$000A |
| Serial, $\overline{\mathrm{INT}_{2}}$ | 6 | \$000C |
| KEY SCAN, $\overline{\mathrm{INT}_{3}}$ | 7 | \$000E |



Figure 6. Interrupt Control Circuit Block Diagram

Table 3. Interrupt Service Conditions

| Interrupt Control Bit | Interrupt Source |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { INTo }}$ | INT1 | Timer A | Timer B | Timer C | $\frac{\text { Serial, }}{\text { INT }_{2}}$ | $\begin{aligned} & \text { Key Scan, } \\ & \mathrm{INT}_{3} \end{aligned}$ |
| I/E | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| IFO $\cdot \overline{\text { IMO }}$ | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| IF1 $\cdot \overline{\mathrm{M} 1}$ | * | 1 | 0 | 0 | 0 | 0 | 0 |
| IFTA $\cdot \overline{\text { IMTA }}$ | * | * | 1 | 0 | 0 | 0 | 0 |
| IFTB • $\overline{\text { M }}$ ITB | * | * | * | 1 | 0 | 0 | 0 |
| IFTC - $\overline{\text { MTC }}$ | * | * | * | * | 1 | 0 | 0 |
| $\overline{\mathrm{IFS}} \cdot \overline{\mathrm{IMS}}+\mathrm{IF} 2 \cdot \overline{\mathrm{M} 2}$ | * | * | * | * | * | 1 | 0 |
| $\overline{\text { IFKS }}$ IMKS + IF3 $\cdot \overline{\text { IM3 }}$ | * | * | * | * | * | * | 1 |

* : Don't care


Figure 7. Interrupt Servicing Sequence


Figure 8. A Flowchart of Interrupt Servicing

Interrupt Enable Flag (I/E: \$000, 0): The interrupt enable flag controls all interrupts. This flag is reset by interrupt service and set by the RTNI instruction.

External Interrupts ( $\overline{\text { INT }_{0}}-\overline{\text { INT }_{3}}$ ): The external interrupt input is activated by the port mode register (PMRA:\$004, PMRB:\$005). The external interrupt request flags IFO and IF1 are set at the falling edge of $\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$. IF2 and IF3 are set at the rising and/or falling edge of $\overline{\mathrm{INT}_{2}}$ and $\overline{\mathrm{INT}_{3}}$ respectively. The contents of the interrupt mode register (IMR : $\$ 014$ ) specify the active edges. Figure 9 shows the interrupt mode register.

The $\overline{\mathrm{INT}_{1}}$ can be used as a clock signal input to timer B. Then, timer B counts up at each falling edge of the $\overline{\mathrm{INT}_{1}}$. In this case, the external interrupt mask flag (IM1) must be set so that $\mathrm{INT}_{1}$ should not request an interrupt.

External Interrupt Request Flags (IFO: \$000, 2, IF1:\$001, 0, IF2:\$023, 0, IF3:\$023, 2): The external interrupt request flags, IFO through IF3, are set depending on the edge of $\overline{\mathrm{INT}_{0}}$ through $\overline{\mathrm{INT}}_{3}$ respectively.

External Interrupt Mask (IMO:S000, 3, IM1:\$001, 1, IM2:\$023, 1, IM3:\$023, 3): The external interrupt mask bits mask an interrupt request caused by the external interrupt request flags.

Timer A Interrupt Request Flag (IFTA: S001, 2): The timer A interrupt request flag is set when an overflow occurs in timer $A$.

Timer A Interrupt Mask (IMTA:S001, 3): The timer $A$ interrupt mask bit masks an interrupt request caused by the timer $A$ interrupt request flag.

Timer B Interrupt Request Flag (IFTB: \$002, 0): The timer B interrupt request flag is set when an overflow occurs in timer B.

Table 7. Timer A Interrupt Request Flag

| Timer A interrupt request <br> flag (IFTA) | Interrupt <br> requests |
| :--- | :--- |
| 0 | Disable |
| 1 | Enable |

Table 8. Timer A Interrupt Mask Flag

| Timer A interrupt mask flag <br> (IMTA) | Interrupt <br> request |
| :--- | :--- |
| 0 | Enable |
| 1 | Disable (mask) |

Table 9. Timer $B$ Interrupt Request Flag (IFTB)

| Timer B interrupt request flag <br> (IFTB) | Interrupt <br> request |
| :--- | :--- |
| 0 | Disable |
| 1 | Enable |

Timer B Interrupt Mask (IMTB:\$002, 1): The timer B interrupt mask bit masks an interrupt request caused by the timer B interrupt request flag.

Timer C Interrupt Request Flag (IFTC: \$002, 2): The timer C interrupt request flag is set when an overflow occurs in timer C.

Timer C Interrupt Mask (IMTC:\$002, 3): The timer $C$ interrupt mask bit masks an interrupt request caused by the timer $C$ interrupt request flag.

Serial Interrupt Request Flag (IFS:\$003, 0 ): The serial interrupt request flag is set when the octal counter counts eight transfer
clock cycles or when data transfer is halted intermediately and the counter is reset.

Serial Interrupt Mask (IMS:\$003, 1): The serial interrupt mask bit masks an interrupt request caused by the serial interrupt request flag.

Key Scan Interrupt Request Flag (IFKS: $\$ 003,2)$ : The key scan interrupt request flag is set when the VFD controller is put in the key scan mode.

Key Scan Interrupt Mask (IMKS:S003, 3): The key scan mask bit masks an interrupt request caused by the key scan interrupt flag.

Table 10. Timer B Interrupt Mask Flag

| Timer B interrupt mask flag <br> (IMTB) | Interrupt <br> request |
| :--- | :--- |
| 0 | Enable |
| 1 | Disable (Mask) |


| Table 11. | Timer <br> Flag | Interrupt |
| :--- | :--- | :--- | Request

Table 12. Timer C Interrupt Mask Flag

| Timer C interrupt mask flag <br> (IMTC) | Interrupt <br> request |
| :--- | :--- |
| 0 | Enable |
| 1 | Disable (Mask) |

Table 13. Serial Interrupt Request Flag

| Serial interrupt request flag <br> (IFS) | Interrupt <br> request |
| :--- | :--- |
| 0 | Disable |
| 1 | Enable |


| Table 14. Serial Interrupt Mask Flag <br> Serial <br> (InSterrupt | mask <br> flag |
| :--- | :--- |
| 0 | Interrupt <br> request |
| 1 | Enable |

Table 15. Key Scan Interrupt Request Flag

| Key scan interrupt request <br> flag (IFKS) | Interrupt <br> request |
| :--- | :--- |
| 0 | Disable |
| 1 | Enable |

Table 16. Key Scan Interrupt Mask Flag

| Key scan interrupt mask flag <br> (IMKS) | Interrupt <br> request |
| :--- | :--- |
| 0 | Enable |
| 1 | Disable (Mask) |



| IMR |  |  |
| :---: | :---: | :--- |
| Bit 3 | Bit 2 |  |
| 0 | 0 | The edge of $\overline{\mathbf{I N T}_{\mathbf{3}}}$ to be detected |
|  | 1 | the detection |
| 1 | 0 | the rising edge |
|  | 1 | both the rising and falling edge |

IMR

| Bit 1 | Bit $\mathbf{0}$ | The edge of $\overline{\mathbf{I N T}_{\mathbf{2}}}$ to be detected |
| :---: | :---: | :--- |
| 0 | 0 | No detection |
|  | 1 | the falling edge |
| 1 | 0 | the rising edge |
|  | 1 | both the rising and falling edge |

Figure 9. Interrupt Mode Register

## Operating Modes

The MCU has two internal oscillation circuits. The oscillation clocks are used in the state shown in figure 10. Five operating modes are available according to how the clock is used.

Tables 17, 18, 19, show low power dissipation modes, the operations of low power dissipation modes, and I/O state in low power dissipation modes, respectively. Figure 10 shows the transition of the MCU operation modes.

Table 17. Low Power Dissipation Modes

|  |  | $\phi$ CPU $^{\text {Note } 2}$ |  |
| :---: | :---: | :---: | :---: |
|  |  | Active | Stop |
| $\phi_{\text {PER }}{ }^{\text {Note }} 1$ | Active | Active mode $(L S O N=0)$ | Standby mode |
|  | Stop | Sub Active mode ${ }^{\text {Note } 3}$$(\operatorname{LSON}=1)$ | Watch mode (TMA3 = 1) |
|  |  |  | Stop mode ( TMA3 $^{\prime}=0$ ) |

Notes: 1. $\phi_{\text {PER }}$ : Clock signal for peripheral function except for time base.
2. $\phi$ CPU : System clock
3. Sub Active mode is an optional mode.


Figure 10. The Transition of the MCU Operation Modes

Table 18. The Operations of Low Power Dissipation Modes

| Function |  | Stop Mode | Watch Mode | Standby Mode | Active Mode | Sub Active ModeNote 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System Oscillator |  | Stop | Stop |  |  | Stop |
| Subsystem Oscillator |  | Note 2 |  |  |  |  |
| CPU <br> Operation ( $\phi$ CLK) | Instruction Execution | Stop | Stop | Stop |  |  |
|  | RAM | Hold | Hold | Hold |  |  |
|  | Registers, <br> Flags | Reset | Hold | Hold |  |  |
|  | $1 / \mathrm{O}^{\text {Note }} 3$ | Reset | Hold | Hold |  |  |
| Peripheral Function, Interrupt ( $\phi_{\text {PER }}$ ) | $\overline{\text { INTO }}$ | Reset | Hold |  |  | Hold |
|  | $\overline{\mathrm{INT}_{1}}-\overline{\mathrm{INT}_{3}}$ | Reset | Hold |  |  | Hold |
|  | Timer A | Reset | Hold |  |  | Hold |
|  | Timer B | Reset | Hold |  |  | Hold |
|  | Timer C | Reset | Hold |  |  | Hold |
|  | Serial | Reset | Hold |  |  | Hold |
|  | VFD | Reset | Hold/ <br> Reset ${ }^{\text {Note } 4}$ | Note 8 |  | Hold/ <br> Reset ${ }^{\text {Note } 4}$ |
|  | PWM | Reset | Hold/ <br> Reset ${ }^{\text {Note }} 4$ |  |  | Hold/ <br> Reset ${ }^{\text {Note }} 4$ |
| Time-Base Function, Interrupt ( $\phi_{\text {PER }}$ ) | $\overline{\mathrm{INT}}$ | Reset | Note 5 | Note 6 | Note 6 | Note5 |
|  | Time-Base | Reset | Note 5 | Note 6 | Note 6 | Note 5 |

Notes: 1. WTOMIV indicates active.
2. When decreasing Icc , stop oscillation by an external circuit.
3. Refer to Table 19.
4. Only timing generator is reset. The contents of the mode registers are retained.
5. Refer to section interrupt frame.
6. If TMA3 is set to 1 , Timer A and $\overline{\mathrm{NT}} \mathrm{T}_{0}$ are switched to time-base function and interrupt, respectively.
7. Sub Active mode is an optional mode.
8. VFD is active, but it displays nothing because the display data RAM stops working.

Active Mode: In Active mode, the MCU operates based on the clock generated by the system oscillator.

Standby Mode: The SBY instruction causes the MCU to enter Standby mode. In this mode, the oscillator remains active and an interrupt, the timer/counter and serial interface are enabled. The CPU is halted, since the clock which executes instructions has stopped. The state of the the registers, RAM and I/O pins remains unchanged even after the MCU recover from Standby mode.

A RESET input or an interrupt request cancels Standby mode. In the case of the RESET input, the MCU is also reset. When an interrupt is requested, the MCU enters Active mode and an instruction next to the SBY instruction is executed. After this instruction is completed, if the interrupt enable flag is set, an interrupt is serviced; if the flag is reset, the interrupt request is suspended and the program routine is resumed. Figure 11 shows a flowchart of Standby mode.

Stop Mode: When the STOP instruction is executed while TMA3 $=0$, the MCU enters Stop mode. In this mode, the system oscillator is halted, and the MCU enters stopped state.

Stop mode is canceled by the RESET input, as shown in figure 12. In this case, the RESET input must be applied for a $\mathrm{t}_{\mathrm{RC}}$ (stabilization
time) (See AC characteristics section.). During Stop mode, the RAM holds its contents before the MCU entered this mode. After canceling Stop mode, the contents of the accumulator, B register, W register, X and SPX registers, Y and SPY registers, carry flag and serial data register can be changed.

Watch Mode: The MCU enters Watch mode by the STOP instruction during Active mode and TMA3 $=1$ or by the STOP or SBY instruction during Sub Active mode. Watch mode can be canceled by the RESET input or timer $\mathrm{A} / \overline{\mathrm{INT}_{0}}$ interrupt request. For a detailed description of the RESET input in canceling mode, see Stop mode section. If Watch mode is canceled by the timer $\mathrm{A} / \overline{\mathrm{INT}_{0}}$ interrupt request, the MCU enters either Active mode or Sub Active mode depending on the state of the LSON bit. When the MCU enters Active mode, the interrupt request is delayed for a half of the interrupt frame period ( $\mathrm{t}_{\mathrm{RC}}$ ) in order to wait stabilization of the system oscillation (figure 13). In this case, MCU operation is the same as that when canceling Standby mode (figure 11).

Sub Active mode: When entering Sub Active mode, the MCU operates based on the clock generated by the 32.768 kHz oscillator through $\mathrm{CL}_{1}$ and $\mathrm{CL}_{2}$. Table 19 shows MCU operation in Sub Active mode. As Sub Active mode is optional mode, the selection must be made in mask version orders.

## Table 19. The State of Input/Output in Low Power Dissipation Modes

|  | Output |  | Input |
| :--- | :--- | :--- | :--- |
|  | Standby Mode | Stop/Watch/ <br> Sub Active Mode | All Modes <br> (input state) |
| $D_{0}-D_{15}$ | Hold/Peripheral function output | High impedance | Input enable |
| RO - RA | Hold/Peripheral function output | High impedance | Input enable |

Note: Applying $V_{C C}-0.3$ to $G N D+0.3 V$ to the input state pins generates current between $V_{C C}$ and GND.


Figure 11. A Flowchart of Watch and Standby Mode


Figure 12. Timing Diagram When Canceling Stop Mode


Figure 13. Interrupt Frame


Figure 14. Miscellaneous Register

Interrupt Frame: In Watch mode and Sub Active mode, the time-base clock ( $\phi_{\text {ClK }}$ ) is applied to timer A and the $\overline{\mathrm{INT}}_{0}$ circuit. Prescaler $W$ and timer $A$ operates as the timebase and generate the timing clock for the interrupt frame. The interrupt frame period (T) depends on the state of the miscellaneous register as shown in figure 14.
In Watch mode and Sub Active mode, the timer $\mathrm{A} / \overline{\mathrm{INT}} \mathrm{I}_{0}$ interrupt occurs synchronously with the interrupt strobe timing clock. When the MCU wakes up to Active mode from Watch mode, the interrupt request is delayed for a half of interrupt frame period ( $\mathrm{t}_{\mathrm{RC}}$ ). The falling edge of $\mathrm{INT}_{0}$, which is input regardless of the interrupt frame clock cycle, is equiva-
lent to that synchronous with the interrupt strobe clock just after the falling edge. An overflow and interrupt request in timer $A$ occurs synchronously with the interrupt strobe clock. But, when MCU transfers the watch mode to the active mode through the timer A interrupt, $\overline{\mathrm{INT}_{0}}$ pin has to be high level.

## MCU Operation Sequence

Figures 15,16 and 17 show the MCU operation sequence. The RESET is an asynchronous input, which resets the MCU regardless of the MCU state.


Figure 15. A Flowchart of MCU Operation (1)


Figure 16. A Flowchart of MCU Operation (2) (MCU operation cycle)


Figure 17. A Flowchart of MCU Operation (Low power dissipation mode operation)

## Internal Oscillation Circuit

Figure 18 shows the internal oscillation circuit. The MCU can be connected with the
oscillator through $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$, and with the 32.768 kHz crystal oscillator through $\mathrm{CL}_{1}$ and $\mathrm{CL}_{2}$.


Figure 18. Internal Oscillation Circuit


Figure 19. Layout of Crystal and Ceramic Filter

Table 20. Examples of Oscillation Circuit

|  | Oscillation circuit | Constant |
| :---: | :---: | :---: |
| External clock $\left(\mathrm{OSC}_{1}, \mathrm{OSC}_{2}\right)$ | External Oscillator |  |
| Ceramic filter oscillator $\left(\mathrm{OSC}_{1}, \mathrm{OSC}_{2}\right)$ |  | Ceramic filter: CSA4.00MG (Murata) $R f=1 \mathrm{M} \Omega \pm 20 \%, C_{1}=C_{2}=30 \mathrm{pF} \pm 20 \%$ |


| Crystal oscillator |
| :--- | :--- |
| $\left(\mathrm{OSC}_{1}, \mathrm{OSC}_{2}\right)$ |

Notes: 1. Since the circuit constant changes depending on the crystal and ceramic filter resonator and stray capacitance of the board, it is recommended that the user should consult with the engineers of crystal or ceramic filter maker to determine the circuit parameter.
2. Wiring among $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}, \mathrm{CL}_{1}, \mathrm{CL}_{2}$ and elements should be as short as possible, and never cross other wiring (see figure 19).
3. If the 32.768 kHz crystal oscillator is not used, $\mathrm{CL}_{1}$ pin must be fixed to GND and $\mathrm{CL}_{2}$ must be open.

## Input/Output

The MCU has 50 input/output pins and six input pins including 32 high-voltage, highcurrent pins which are multiplexed with the

VFD controller pins. The state of the output buffer of the standard pins depends on a combination of the port data register (PDR) and the data control register (DCR).


| Mask option | with Pull-up <br> MOS (B) |  | without Pull-up <br> MOS (C) |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| DCR | 0 | 1 |  | 0 | 1 |  |  |
| PDR | 0 | 1 | 0 | 1 | 0 | 1 | 0 |

Notes: 1. [-] : OFF
2. For $R 4_{2} / \mathrm{SO}$ pin, $\mathrm{PMOS}(\mathrm{A})$ is OFF when setting bit 2 of the miscellaneous register (MIS2) to 1.

| MIS <br> bit 2 | R42/SO pin <br> PMOS |
| :--- | :--- |
| 0 | ON |
| 1 | OFF |

Figure 20. Input/Output Buffer

D Ports: The D ports are input/output ports addressed by bit. The SED and SEDD instructions set the ports, and the RED and REDD instructions reset them. The TD and TDD instructions test these pins. Port pins $D_{0}$ through $\mathrm{D}_{15}$ are multiplexed with the VFD controller pins $\mathrm{FS}_{15}$ through $\mathrm{FS}_{0}$, respectively.

R Rorts: The R ports are ports addressed by 4 bits. The LAR and LBR instructions input data through these ports, and the LRA and LRB instructions output data through the ports. The state of the output buffer of R4 through R8 depends on the data control register (DCR4 to DCR8). R40, R4 $4_{1}, R 4_{2}, R 4_{3}, R 6_{0}$ to $R 6_{3}, R 7_{0}$ are multiplexed with SCK, SI, SO PWM, $\overline{I_{N T}} 0-\overline{I_{N T}}$ and BUZZ, respectively. Table 21 shows the $R$ port circuit types.

Mask Options: The HD4074709 selects a C type circuit (without pullup MOS) or a D type circuit (without pulldown MOS), as shown in
table 21. The HD404709/HD404708 can also select the B type circuit (with pullup MOS) or the E type circuit (with pulldown MOS). In this case, however, these MCUs are not compatible with the HD4074709. If the HD404709/HD404708 selects the E type (with pulldown MOS), the source of the pulldown MOS are connected to the Vdisp power supply through the $\mathrm{RA}_{1} / \mathrm{Vdisp}$ pin by the mask option.

How to Deal with Unused I/O Pins: The state of unused pins must be fixed to $V_{C C}$ in order to prevent the LSI from malfunctioning due to noise. Note the following cautions before connection. Without pulldown MOS and without pullup MOS are selected for high voltage pins and standard pins, respectively. The contents of PDR and DCR of target pins must be retained as in reset state. The target pins must not be selected as a peripheral function I/O pins.

Table 21. Input/Output Pin Circuit Type

|  | With pullup MOS (B) | Without pullup MOS (C) | Pin name |
| :---: | :---: | :---: | :---: |
| $\left\lvert\, \begin{aligned} & 1 / 0 \\ & \text { pins } \end{aligned}\right.$ |  |  | $\begin{aligned} & R 4_{0}-R 4_{3} \\ & R 5_{0}-R 5_{3} \\ & R 6_{0}-R 6_{3} \\ & R 7_{0}-R 7_{3} \\ & R 8_{0}-R 8_{1} \end{aligned}$ |
| Input pins |  | ()$_{\text {Input control }- \text { D }}$ CPU input | $\mathrm{R} 9_{0}-\mathrm{R9} 9_{3}$ |
|  |  |  | $\overline{\text { SCK }}$ (output) Note 1 |
| Peripheral output Pins |  |  | SO <br> PWM <br> BUZZ |
| Peripheral input <br> Pins |  |  |  |

Table 21. Input/Output Pin Circuit Type (Continued)

|  |  | Without pulldown MOS (D) | With pulldown MOS (E) | Pin name |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & 1 / 0 \\ & \text { pins } \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{15} \\ & R 0_{0}-R 0_{3} \\ & R 1_{0}-R 1_{3} \\ & R 2_{0}-R 2_{3} \\ & R 3_{0}-R 3_{3} \end{aligned}$ |
|  | Input Pins |  |  | $R A_{0}-R A_{1}$ |
|  | Peripheral output pins |  |  | $\begin{aligned} & \mathrm{FS}_{0}-\mathrm{FS}_{15} \\ & F D_{0}-\mathrm{FD}_{15} \end{aligned}$ |

Notes: 1. If the external clock is selected to the MCU as the clock source for the serial interface, $\overline{\text { SCK }}$ is used as an input pin.
2. In Stop mode the MCU is internally reset and the selected peripheral function is canceled. The HLT signal goes to 1 and the I/O pins are put in high impedance.
3. In Watch/Sub Active mode the HLT signal is 1 and the output pins are put in high impedance. During these modes the pins selected to peripheral input or input/output must be fixed to input level, otherwise the current through $\mathrm{V}_{\mathrm{Cc}}$ and GND is generated.
4. The mask option of the circuit type is shown in the following. The mask ROM type MCU is compatible with the ZTAT type only when the mask ROM type selects the $C$ and D circuit type.

| Circuit type <br> Product type | B | C | D | E |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Mask ROM } \\ & \text { type } \\ & \text { (HD404709 } \\ & \text { HD404708) } \end{aligned}$ | option |  |  |  |
| $\begin{aligned} & \text { ZTAT type } \\ & \text { (HD4074709) } \end{aligned}$ |  |  |  |  |

MIS (Miscellaneous Reg.) ADR $=\$ 00 C$


SMR (Serial Mode Reg.) ADR $=\$ 005$


PMRA (Port Mode Reg. A) ADR $=\$ 004$


PMRB (Port Mode Reg. B) ADR $=\$ 015$


| PMRA | Port Select | PMRA | Port Select | PMRA | Port <br> Select | PMRA | Port Select |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit 3 |  | bit 2 |  | bit 1 |  | bit 0 |  |
| 0 | R61 | 0 | R60 | 0 | R4, | 0 | R42 |
| 1 | $\overline{\mathrm{INT}_{1}}$ | 1 | $\overline{\mathrm{INT}}{ }_{0}$ | 1 | SI | 1 | SO |


| PMRB | Port Select | PMRB | Port Select | PMRB | Port Select |
| :---: | :---: | :---: | :---: | :---: | :---: |
| bit 2 |  | bit 1 |  | bit 0 |  |
| $0{ }^{+}$ | R43 | 0 | R63 | 0 | R62 |
| 1 | PWM | 1 | $\overline{\mathrm{NT}_{3}}$ | 1 | $\overline{\mathrm{NT}}{ }_{2}$ |

Figure 21. Pin Mode Selection Registers

## Timer

The MCU contains two prescalers (prescaler W and prescaler $S$ ) and three timer/counters (timer A, timer B, timer C). Figures 22 and 23 show the block diagrams of the timers. The function of the timers depend on the state of the bits as shown in table 22.

Prescaler S: Prescaler $S$ is driven by the system clock. This prescaler, after being initialized to $\$ 000$ by the MCU reset, divides the system clock frequency. During Watch mode and Sub Active mode, dividing operation stops and count value is retained. When the mode is canceled, dividing operation re-
starts. From among the prescaler outputs the input clock of the timer and the transfer clock of serial interface are specified by timer mode registers (TMA, TMB, TMC) and serial mode register (SMR) respecitively.

Prescaler W: Prescaler $W$ is driven by the CL1 input clock divided by 8. This prescaler, after being initialized to $\$ 00$ by the MCU reset, divides the input clock frequency. The input clock of the timer A may be specified from among prescaler W outputs, depending on the state of timer mode register A. In this case, prescaler W and timer A can be reset by software.

Table 22. Selecting Functions of Timers A/B/C

| Timer A <br> Condition | Function |
| :--- | :--- |
| TMA3 $=0$ | system clock base <br> interval timer |
| TMA3 $=1$ | time-base for watch |
| Timer B |  |
| Condition | Function |
| TMB2 $-0 \neq 111$ | automatic reloading <br> timer |
| TMB2 $-0=111$ | event counter <br> (using $\mathrm{R6}_{1} / \overline{\text { INT }}$ ) |


| Timer C <br> Condition | Function |
| :--- | :--- |
| WDON $=0$ | automatic reloading |
| (MIS3 $=1)$ | (imer <br> (square wave output <br> circuit using R7o/BUZZ) |
| WDON $=1$ | watchdog timer |



Figure 22. Timer A Block Diagram


Figure 23. Timer B/Timer C Block Diagram

Timer A Operation: Timer A is initialized to $\$ 00$, and then counts up at every input clock. If an input clock is applied to timer A after the timer is $\$ F F$, an overflow occurs and timer A is set to $\$ 00$. The overflow causes timer A interrupt request flag (IFTA: $\$ 001,2$ ) to go to 1 , and the timer continues to count up from $\$ 00$. Timer $\mathbf{A}$ is an interval timer in which an overflow occurs every 256 clock inputs.

Timer A can also be used as the watch time base when the TMA3 bit of timer mode register $\mathbf{A}$ is set to 1 . The timer is driven by the 32.768 kHz oscillator clock frequency divided by prescaler W. In this case, prescaler W and timer A can be initialized by software. The input clock of timer A is controlled by timer mode register A .

Timer B Operation: Automatic reloading, input clock source and prescaler dividing ratio of timer B depend on the state of timer mode register $B$. When using the external event input as the input clock source of timer B, the $\mathrm{R}_{1} / \overline{\overline{\mathrm{INT}}_{1}}$ pin must be defined as $\overline{\mathrm{INT}}{ }_{1}$, by the port mode register (PMRA: \$004) and an interrupt must be masked by the external interrupt mask bit (IM1).

Timer B is initialized to the value set in timer load register by software, and is then incremented by one every clock input. If an
input clock is applied to timer B after the timer is $\$ F F$, an overflow occurs. In this case, if automatic reloading is enabled, timer B is initialized to the initial value; if reloading is disabled, the timer is initialized to $\$ 00$. The overflow sets the timer B interrupt request flag (IFTB: \$002, 0).

Timer C Operation: The automatic reloading, and the prescaler dividing ratio of timer C depend on the state of timer mode register C. Timer C is initialized to the value set in the timer load register by software, and is then incremented by one every clock input. If an input clock is applied to timer C after the timer is $\$ F F$, an overflow occurs. In this case, if automatic reloading is enabled, timer C is initialized to the initial value; if reloading is disabled, the timer is initialized to $\$ 00$. The overflow sets the timer $C$ interrupt request flag (IFTC: \$002, 2).

Timer C also functions as a watchdog timer. When the program routine goes out of control and an overflow occurs while the WDON flag is set, the MCU is reset. Moreover, timer C provides a variable-duty pulse output (BUZZ). The output waveform depends on the state of timer mode register C and timer load register, as shown in figure 24. During the pulse output, the R7o/BUZZ pin must be defined as BUZZ by the miscellaneous register.


Figure 24. Variable-duty Pulse Output Waveform

Timer Mode Register A (TMA: \$008): Timer mode register $A$ is a 4-bit write-only register which controls timer $A$ as shown in figure 25. This register is initialized to $\$ 0$ by the MCU reset.

Timer Mode Register B (TMB: \$009): Timer mode register B is a 4-bit write-only register which determines whether or not the MCU provides automatic reloading and selects the input clock and the prescaler dividing ratio. This register is initialized to $\$ 0$ by the MCU reset. The contents of the register can be changed at the second instruction cycle following write instruction execution. Timer B must be programmed not to be
initialized by the write instruction to timer load register until the timer mode is enabled.

Timer Mode Register C (TMC: \$00D): Timer mode register $C$ is a 4-bit write-only register which determines whether or not the MCU provides the automatic reloading and selects the prescaler dividing ratio. This register is initialized to $\$ 0$ by the MCU reset. The contents of the register can be changed at the second instruction cycle after write instruction execution. Timer $C$ must be programmed so as not to be initialized by the write instruction to timer load register until the timer mode is enabled.


| TMA3 | TMA2 | TMA1 | TMAO | Source prescaler, in period, operation | ut Clock de |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | PSS, $2048 \mathrm{t}_{\text {cyc }}$ | Timer A <br> mode |
|  |  |  | 1 | PSS, $1024 \mathrm{t}_{\mathrm{cyc}}$ |  |
|  |  | 1 | 0 | PSS, $512 \mathrm{t}_{\mathrm{cyc}}$ |  |
|  |  |  | 1 | PSS, $128 \mathrm{t}_{\mathrm{cyc}}$ |  |
|  | 1 | 0 | 0 | PSS, $32 \mathrm{t}_{\mathrm{cyc}}$ |  |
|  |  |  | 1 | PSS, $8 \mathrm{t}_{\mathrm{cyc}}$ |  |
|  |  | 1 | 0 | PSS, $4 \mathrm{t}_{\mathrm{cyc}}$ |  |
|  |  |  | 1 | PSS, $2 \mathrm{t}_{\text {cyc }}$ |  |
| 1 | 0 | 0 | 0 | PSW, 32 tsubcyc $^{\text {d }}$ |  |
|  |  |  | 1 | PSW, 16 tsubcyc | Time |
|  |  | 1 | 0 | PSW, 8 tsubcyc | base |
|  |  |  | 1 | PSW, 2 tsubcyc $^{\text {d }}$ | mode |
|  | 1 | 0 | 0 | PSW, TCA reset |  |
|  |  |  | 1 |  |  |
|  |  | 1 | 0 |  |  |
|  |  |  | 1 |  |  |

* $t_{\text {subcyc }}=244.14 \mu$ s (when using 32.768 kHz crystal oscillator)
* $\mathrm{t}_{\mathrm{cyc}}=0.9536 \mu \mathrm{~s}$ (when using 4.1943 MHz crystal oscillator with divide-by-4)
* Timer counter overflow output period (s) = Input clock period (S) x 256

Figure 25. Timer Mode Register A

Timer B (TCBL: SOOA, TCBU: SOOB, TLRL: SOOA TLRU: SOOB): Timer B consists of an 8bit write-only timer load register and an 8 -bit read-only timer/event counter. Each has a low digit (TCBL: \$00A, TLRL: \$00A) and a high digit (TCBU: \$00B, TLRU: \$00B).

The timer/event counter is initialized by writing data to the timer load register. In this case, the user must write data to the lower digit first. The timer/event counter is initialized to the value set in the timer load register with a write cycle of the higher digit. The timer load register is initialized to $\$ 00$ by the MCU reset.

Timer B count value is obtained by reading the timer/event counter. In this case, the user must read the higher digit first. The count value is latched at the time when the higher digit is read.

Timer C (TCCL: \$00E, TCCU: \$00F, TCRL: SOOE, TCRU: \$00F): Timer C consists of an 8-bit write-only timer load register and an 8 -bit read-only timer/counter. Each of them has a lower digit (TCCL: \$00E, TCRL: $\$ 00 E$ ) and a higher digit (TCCU: \$00F, TCRU: $\$ 00 \mathrm{~F}$ ). Timer C operation is the same as that for timer $B$.

| TMB: \$009 |  |
| :---: | :---: |
| TMB3 TMB2 TMB1TMB0 |  |
|  |  |
| TMB | automatic 3 reloading |
| 0 | disabled |
| 1 | enabled |
| TMB 2 | Input clock period and <br> TMB 1 TMB 0 input clock source |
| 0 | $0 \quad 0048 \mathrm{t}_{\text {cyc }}$ |
| 0 | $0 \quad 10512 t_{\text {cyc }}$ |
| 0 | $10008 \mathrm{t}_{\mathrm{cyc}}$ |
| 0 | $1 \quad 1032 t_{\text {cyc }}$ |
| 1 | $0 \quad 0 \quad 8 \mathrm{t}_{\mathrm{cyc}}$ |
| 1 | $0 \quad 1 \quad 4 t_{\text {cyc }}$ |
| 1 | $1002 \mathrm{t}_{\mathrm{cyc}}$ |
| 1 | 1 1 INT 1 <br> input) (external event |
| $\mathrm{t}_{\mathrm{cyc}}=0.9536 \mu$ (when using 4.1943 MHz crystal oscillator with divide-by-4) |  |

Figure 26. Timer Mode Register B


Figure 27. Timer Mode Register C

## Serial Interface

The serial interface transmits/receives 8-bit serial data. It consists of the serial data register, the serial mode register, the port mode register $A$, the octal counter and the multiplexer (figure 28). The $\mathrm{R} 4_{0} / \overline{\mathrm{SCK}} \mathrm{pin}$ and the transfer clock signal are controlled by writing data to the serial mode register. The serial data register can by read and written by software. The contents of this register can be shifted synchronously with the transfer clock
signal.
The serial interface is activated by the STS instruction. The octal counter, which is initialized to $\$ 0$ by the STS instruction, starts to count at the falling edge of the transfer clock signal ( $\overline{\mathrm{SCK}}$ ) and is incremented by one at the rising edge of the clock signal. When the counter is reset after eight clock signals are input or when data transmission is discontinued, the serial interrupt request flag is set.

Table 23. Serial Interface Operation Modes
SMR 3 PMR 1 PMR 0 Serial interface operation modes

| 1 | 0 | 0 | Clock Continuous Output mode |
| :--- | :--- | :--- | :--- |
| 1 | 0 | 1 | Transmit mode |
| 1 | 1 | 0 | Receive mode |
| 1 | 1 | 1 | Transmit/Receive mode |



Figure 28. Serial Interface Block Diagram

Serial Mode Register (SMR: \$005): The serial mode register is a 4-bit write-only register which controls the R40/SCK pin and the transfer clock signal. When data is written to this register, the serial interface is internally initialized. Write signal to the serial mode register discontinues the transfer clock to the serial data register and octal counter, resets the counter to $\$ 0$, and sets the serial interrupt request flag if previous value of octal counter
was not \$0 (figure 29).
The contents of the serial mode register is not valid until the second instruction cycle after the write instruction execution. The user must program the STS instruction to be executed after this instruction cycle. The serial mode register is initialized to $\$ 0$ by the MCU reset.


Figure 29. Serial Mode Register

Serial Data Register (SRL: S006, SRU: \$007): The serial data register is an 8-bit read/write register which consists of a lower digit (SRL: \$006) and a higher digit (SRU: \$007). The data in this register is output from the least significant bit (LSB) through the SO pin synchronously with the falling edge of the transfer clock. External data is then written to the register from the LSB through the SI pin synchronously with the rising edge of the tranfer clock. Figure 30 shows the timing chart for the transfer clock and data input/ output clock.

The serial data register must not be read or written until the data transmission is completed. If the register is read or written during the data transmission, the data may be changed.

Serial Interface Operation Modes: Table 23 lists the serial interface operation modes. The user must specify the state of the port mode register and serial mode register as listed in the table. In changing the operation modes, the serial interface must be internally initialized by writing data to the serial mode register.

The State of Serial Interface: The serial interface is provided with three different states as shown in figure 31. In STS waiting state, the serial interface is internally initialized. In this case, even the transfer clock
input does not enable the serial interface. When the STS instruction is executed during this state, the serial interface system enters SCK waiting state. If the transfer clock is applied to the MCU during this state, the interface system enters transfer state, which enables the octal counter and the serial data register. In this case, if the system is in the clock continuous output mode, the system remains in SCK waiting state and the transfer clock is continuously output.

If eigth transfer clock cycles are applied to the MCU or the STS instruction is executed during the clock transfer state, the octal counter is reset to 000 and the interface system enters the SCK waiting state. When the system is changed from the transfer state to another state, the counter is reset to 000 , which sets the serial interrupt request flag.

When the internal transfer clock is used, the STS instruction triggers the transfer clock output. The clock output is stopped after eight clock cycles. When data is written to the port mode register during the SCK waiting state or transfer state, the serial interface must be internally initialized by writing data to the serial mode register. After performing a write to the serial mode register, the serial interface system is put in the STS waiting state.


Figure 30. Serial Interface Timing Diagram

## Example of Transfer Clock Error Detec-

 tion: The serial interface system malfunctions when an external noise pulse is superimposed over the transfer clock pulse. Such errors can be detected through the procedure shown figure 32.For example, if, after eight clock cycles, the transfer clock continues to be applied to the MCU during transfer clock wait state, the
state of the serial interface system is changed to transfer state. This state remains unchanged for next eight clock cycles, and the system is then changed to SCK waiting state again. The serial interrupt request flag must be reset before entering the serial interface system into the STS waiting state by writing data to the serial mode register. This procedure sets the interrupt request flag again.


Figure 31. Serial Interface Operation State


Figure 32. Example of Transfer Clock Error Detection

## VFD (Vacuum Fluorescent Display) Controller

The MCU has a controller which controls up to 16 digit pins and 16 segment pins and a high-voltage, high current driver, which enables easy VFD display operation. The controller part consists of the VFD data RAM, the VFD control register (VCR), the dimmer mode register (DMR) and the display timing generator. The driver part consists of 32 high-
voltage, high current pins, the VFD segment register (FSR) and the VFD digit register (FDR), which specifies the display format from 8 segments $\times 2$ digits up to 16 segments $\times 16$ digits.

One display frame is divided into 17 periods. 16 periods are used for VFD, and 1 period is used for key scanning. When key scanning is enabled, the CPU can control all the segment/ digit pins as D port/R port.


Figure 33. VFD Controller Block Diagram


Figure 34. Example of Connection with the VFD

VFD Data RAM: Table 24 lists the addresses of the VFD data RAM. The RAM area unused
in the display mode can be assigned for general purpose.

Table 24. The VFD Data RAM Addresses


Notes: 1. In each segment, the right end corresponds to the LSB and the left end to the MSB.
2. The halftone indicates the VFD data RAM location used in displaying 8-segment $\times 12$-digit data. In this example, other locations can be used for general purpose.
3. The contents of RAM addresses \$07C - \$07F and \$06C - \$06F (not display data) are output from segment pins at the timing of digit $12-15$.

VFD Control Register (VCR: \$013): The VFD control register consists of a write-only bit and a read/test-only bit.

The VFD mode bit (FLMO: \$013, 0 ) is a writeonly bit which selects a frame period of either 3264 or 6528 instruction cycles. This bit is initialized to 0 by the MCU reset.

The key scan flag (KSF: $\$ 013,3$ ) is a read/test-
only flag. This flag indicates either the display period or the key scan period. The key scan period is one-seventeenth of the frame period. During the key scan period, the D port and RO through R3 port pins are controlled by the CPU for general purpose. When using these pins, key scanning can be enabled by software. At the rising edge of the key scan flag the key scan interrupt request flag is set to 1 .


Selects VFD frame period
Selects key scan period


* $\mathrm{t}_{\mathrm{cyc}}=0.9536 \mu \mathrm{~s}$ (when using fosc $=4.1943 \mathrm{MHz}$ crystal oscillator with divide-by-4)

Figure 35. VFD Control Register

Dimmer Mode Register (DMR: \$012): The dimmer mode register is a 4 -bit write-only register which controls the VFD driver pin mode and the digit signal output waveform. The register can specify the waveform from among eight types as shown in figure 36. The dimmer mode register is initialized to $\$ 0$ by the MCU reset. When specifying the
waveform, the user must take into consideration the waverform resolution. For detailed description of the resolution, see the VFD control register section. DMR3 is used as a master bit for the VFD controller. During DMR3 is $0, D_{0}-D_{15}$ and R0 - R3 function as general purpose ports, and the display timing generator is in reset state.


Note: indicates a timing of segment signal. For Tdigit and Tdimmer, see VFD control register section.

Figure 36. Dimmer Mode Register

## HD404708/HD404709/HD4074709

VFD Digit Register (FDR: \$011), VFD Segment Register (FSR: \$010): The VFD digit register and the VFD segment register are 4-bit write-only registers which control the VFD driver pins. The pins selected by the these registers are used for the VFD driver or
general purpose, depending on the state of bit 3 of the dimmer mode register and the key scan flag. All other pins are used for general purpose. These registers are initialized to $\$ 0$ by the MCU reset.


Figure 37. VFD Digit Register and Segment Register

## PWM (Pulse Width Modulation) D/A Converter

The PWM D/A converter is used to generate DC voltage which controls the VTR tuner using the voltage synthesizer method. This converter provides 14 -bit pulse-divided PWM (Pulse Width Modulation) which realizes high resolution and high speed response.

The D/A converter consists of four registers and a pulse width modulator. When data is written to the PWM data register 3 , the data is latched into the modulator and the PWM data is then output synchronously with the internal clock signal. It should be noted that bits 2 and 3 of PWM data register 3 are invalid. Figure 39 shows the flowchart of PWM D/ A converter operation.

| Data Register Name and Address | Bit Number | READ/WRITE |
| :--- | :--- | :--- |
| PWM data register PWDR $3(\$ 019)$ | 2 | W |
| PWM data register PWDR $2(\$ 018)$ | 4 | W |
| PWM data register PWDR $1(\$ 017)$ | 4 | W |
| PWM data register PWDR $0(\$ 016)$ | 4 | W |



Figure 38. PWM D/A Converter Block Diagram


Figure 39. A Sequence of PWM D/A Converter Operation

## PWM Registers

PWM data register 0 (PWDRO: \$016)

## a 4-bit write-only data register

3
0

| DA3 | DA2 | DA1 | DAO |
| :--- | :--- | :--- | :--- |

PWM data register 1 (PWDR1: \$017)
a 4-bit write-only data register


PWM data register 2 (PWDR2: \$018)
a 4-bit write-only data register


PWM data register 3 (PWDR3: \$019)
a 2-bit write-only data register


## PWM Operation

Figure 40 shows the PWM waveform. One frame period has 64 clock pulses. The relationship between total pulse width at low level in one frame and the data value is represented by the following equation; in the equation, $\mathrm{t}_{\mathrm{cyc}}$ indicates the instruction cycle time.

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{L}}=(\mathrm{PWDR} \text { value }+64) \times \frac{\mathrm{t}_{\mathrm{cyc}}}{2} \\
& 1 \text { frame period }=8192 \mathrm{t}_{\mathrm{cyc}} \\
& \mathrm{t}_{\mathrm{fn}}=128 \mathrm{t}_{\mathrm{cyc}} \\
& \text { resolution }=\frac{\mathrm{t}_{\mathrm{cyc}}}{2} \\
& \mathrm{t}_{\mathrm{cyc}}=\begin{array}{l}
0.9536 \mu \mathrm{~s} \text { (when using } 4.1943 \mathrm{MHz} \\
\text { crystal oscillator with divide-by-4) }
\end{array}
\end{aligned}
$$



Figure 40 PWM Waveform

## PROM Mode Pin Description

Table 25 and figure 41 describe the pin function in PROM mode.

Table 25. PROM Mode Signals

| Pin No. |  | MCU mode |  | PROM | mode | Pin No. |  | MCU mode |  | PROM | mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { DC-64S } \\ & \text { DP-64S } \end{aligned}$ | FP-64B | Pin name | 1/0 | Pin name | 1/0 | $\begin{aligned} & \text { DC-64S } \\ & \text { DP-64S } \end{aligned}$ | FP-64B | Pin name | 1/0 | Pin name | 1/0 |
| 1 | 59 | $\mathrm{D}_{11} / \mathrm{FS}_{4}$ | 1/0 |  |  | 33 | 27 | R40/ $\overline{\text { SCK }}$ | 1/0 |  |  |
| 2 | 60 | $\mathrm{D}_{12} / \mathrm{FS}_{3}$ | 1/0 |  |  | 34 | 28 | $\mathrm{R} 4{ }_{1} / \mathrm{SI}$ | 1/0 | $\mathrm{O}_{4}$ | 1/0 |
| 3 | 61 | $\mathrm{D}_{13} / \mathrm{FS}_{2}$ | 1/0 |  |  | 35 | 29 | $\mathrm{R} 4_{2} / \mathrm{SO}$ | 1/0 | $\mathrm{O}_{3}$ | 1/0 |
| 4 | 62 | $\mathrm{D}_{14} / \mathrm{FS}_{1}$ | 1/0 |  |  | 36 | 30 | R43/PWM | 1/0 | $\mathrm{O}_{2}$ | 1/0 |
| 5 | 63 | $\mathrm{D}_{15} / \mathrm{FS}_{0}$ | 1/0 |  |  | 37 | 31 | R70/BUZZ | 1/0 | $\mathrm{O}_{4}$ | 1/0 |
| 6 | 64 | $\mathrm{RO}_{0} / \mathrm{FD}_{0}$ | 1/0 | $\mathrm{A}_{1}$ | 1 | 38 | 32 | R71 | 1/0 | $\mathrm{O}_{5}$ | 1/0 |
| 7 | 1 | $\mathrm{RO}_{1} / \mathrm{FD}_{1}$ | 1/0 | $\mathrm{A}_{2}$ | 1 | 39 | 33 | $\mathrm{R7} \mathrm{~F}_{2}$ | 1/0 | $\mathrm{O}_{6}$ | 1/0 |
| 8 | 2 | $\mathrm{RO}_{2} / \mathrm{FD}_{2}$ | 1/0 | $\mathrm{A}_{3}$ | 1 | 40 | 34 | R73 | 1/0 | $\mathrm{O}_{7}$ | 1/0 |
| 9 | 3 | $\mathrm{RO}_{3} / \mathrm{FD}_{3}$ | 1/0 | $\mathrm{A}_{4}$ | 1 | 41 | 35 | R80 | 1/0 | $\mathrm{O}_{1}$ | 1/0 |
| 10 | 4 | $\mathrm{R} 10 / \mathrm{FD}_{4}$ | 1/0 | $\mathrm{A}_{5}$ | 1 | 42 | 36 | R81 | 1/0 | $\mathrm{O}_{0}$ | 1/0 |
| 11 | 5 | $\mathrm{R} 1_{1} / \mathrm{FD}_{5}$ | 1/0 | $\mathrm{A}_{6}$ | 1 | 43 | 37 | $\mathrm{R} 9_{0}$ | 1 | $V_{\text {PP }}$ |  |
| 12 | 6 | $\mathrm{R} 1_{2} / \mathrm{FD}_{6}$ | 1/0 | $\mathrm{A}_{7}$ | 1 | 44 | 38 | $\mathrm{R9}{ }_{1}$ | 1 | $\mathrm{A}_{9}$ | 1 |
| 13 | 7 | $\mathrm{R1} 1_{3} / \mathrm{FD}_{7}$ | 1/0 | $\mathrm{A}_{8}$ | 1 | 45 | 39 | $\mathrm{R9}_{2}$ | 1 | $\overline{M_{0}}$ | 1 |
| 14 | 8 | $\mathrm{R} 2_{0} / \mathrm{FD}_{8}$ | 1/0 | $\mathrm{A}_{0}$ | 1 | 46 | 40 | $\mathrm{R9}_{3}$ | 1 | $\overline{M_{1}}$ | 1 |
| 15 | 9 | $\mathrm{R} 2_{1} / \mathrm{FD}_{9}$ | 1/0 | $\mathrm{A}_{10}$ | 1 | 47 | 41 | RESET | 1 | RESET | 1 |
| 16 | 10 | $\mathrm{R} 2_{2} / \mathrm{FD}_{10}$ | 1/0 | $\mathrm{A}_{11}$ | 1 | 48 | 42 | $\mathrm{OSC}_{2}$ | 0 |  |  |
| 17 | 11 | $\mathrm{R}_{2} / \mathrm{FD}_{11}$ | 1/0 | $\mathrm{A}_{12}$ | 1 | 49 | 43 | $\mathrm{OSC}_{1}$ | 1 |  |  |
| 18 | 12 | RA0 | 1 | $\mathrm{V}_{\mathrm{cc}}$ |  | 50 | 44 | GND |  | GND |  |
| 19 | 13 | RA ${ }_{1} / \mathrm{Vdisp}$ | 1 |  |  | 51 | 45 | $\mathrm{CL}_{1}$ | 1 | GND |  |
| 20 | 14 | $\mathrm{R3} \mathrm{O}_{0} / \mathrm{FD}_{12}$ | 1/0 | $\mathrm{A}_{13}$ | 1 | 52 | 46 | $\mathrm{CL}_{2}$ | 0 |  |  |
| 21 | 15 | $\mathrm{R3}_{1} / \mathrm{FD}_{13}$ | 1/0 | $\mathrm{A}_{14}$ | 1 | 53 | 47 | TEST | 1 | TEST | 1 |
| 22 | 16 | $\mathrm{R3}_{2} / \mathrm{FD}_{14}$ | 1/0 |  |  | 54 | 48 | $\mathrm{D}_{0} / \mathrm{FS}_{15}$ | 1/0 |  |  |
| 23 | 17 | $\mathrm{R3}_{3} / \mathrm{FD}_{15}$ | 1/0 |  |  | 55 | 49 | $\mathrm{D}_{1} / \mathrm{FS}_{14}$ | 1/0 |  |  |
| 24 | 18 | R 50 | 1/0 | $\overline{C E}$ | 1 | 56 | 50 | $\mathrm{D}_{2} / \mathrm{FS}_{13}$ | 1/0 |  |  |
| 25 | 19 | R51 | 1/0 | $\overline{\mathrm{OE}}$ | 1 | 57 | 51 | $\mathrm{D}_{3} / \mathrm{FS}_{12}$ | 1/0 |  |  |
| 26 | 20 | R52 | 1/0 | $\mathrm{V}_{\mathrm{Cc}}$ |  | 58 | 52 | $\mathrm{D}_{4} / \mathrm{FS}_{11}$ | 1/0 |  |  |
| 27 | 21 | $\mathrm{R5} 3$ | 1/0 | $\mathrm{V}_{\mathrm{cc}}$ |  | 59 | 53 | $\mathrm{D}_{5} / \mathrm{FS}_{10}$ | 1/0 |  |  |
| 28 | 22 | $\mathrm{R} 6_{0} / \overline{\text { NT }_{0}}$ | 1/0 | $\mathrm{O}_{0}$ | 1/0 | 60 | 54 | $\mathrm{D}_{6} / \mathrm{FS}_{9}$ | 1/0 |  |  |
| 29 | 23 | R6 ${ }_{1} / \overline{\mathrm{INT}_{1}}$ | 1/0 | $\mathrm{O}_{1}$ | 1/0 | 61 | 55 | $\mathrm{D}_{7} / \mathrm{FS}_{8}$ | 1/0 |  |  |
| 30 | 24 | $\mathrm{R6}_{2} / \overline{\mathrm{INT}_{2}}$ | 1/0 | $\mathrm{O}_{2}$ | 1/0 | 62 | 56 | $\mathrm{D}_{8} / \mathrm{FS}_{7}$ | 1/O |  |  |
| 31 | 25 | $\mathrm{R6}_{3} / \overline{\mathrm{INT}_{3}}$ | 1/0 | $\mathrm{O}_{3}$ | I/O | 63 | 57 | $\mathrm{D}_{9} / \mathrm{FS}_{6}$ | 1/0 |  |  |
| 32 | 26 | $V_{\text {cc }}$ |  |  |  | 64 | 58 | $\mathrm{D}_{10} / \mathrm{FS}_{5}$ | 1/0 |  |  |

Notes: 1. I/O: Input/Output Pins, I: Input Pins, O: Output Pins
2. Connect each pair of $\mathrm{O}_{4}, \mathrm{O}_{3}, \mathrm{O}_{2}, \mathrm{O}_{1}$ and $\mathrm{O}_{0}$. Hitachi supplies the socket adapter on which these pairs are internally connected.

## Pins for PROM Mode (HD4074709)

$V_{\text {Pp }}$
Apply the programming voltage ( $12.5 \mathrm{~V} \pm 0.3$ V ) to $\mathrm{V}_{\mathrm{Pp}}$.

## $\overline{C E}$

Program the internal PROM and input the control signal to enable verify.

## $\overline{O E}$

Input the data output control signal when verify.
$\mathbf{A}_{\mathbf{0}}-\mathbf{A}_{\mathbf{1 4}}$
$\mathrm{A}_{0}-\mathrm{A}_{14}$ are address input pins of the internal PROM.
$\mathrm{O}_{\mathbf{0}}-\mathrm{O}_{7}$
$\mathrm{O}_{0}-\mathrm{O}_{7}$ are data bus $\mathrm{I} / \mathrm{O}$ pins of the internal PROM.
$\overline{\mathbf{M}_{\mathbf{0}}}, \overline{\mathbf{M}_{\mathbf{1}}}$
These are for PROM mode specification. To put the MCU into the PROM mode, pull $\overline{M_{0}}$, $\overline{\mathrm{M}_{1}}$, and TEST to low level, and RESET to high level.


Figure 41. Pin Assignment in PROM Mode

## Programmable ROM (HD4074709)

The PROM mode of the HD4074709 internally halts the MCU operation and allows the PROM to be programmed. The MCU enters the PROM mode when the TEST, $\mathrm{M}_{0}$ and $\mathrm{M}_{1}$ pins go to low and the RESET pin goes to high. The specifications for the PROM are the same as for the EPROM 27256; therefore, the PROM is programmed with a general-purpose ROM writer using a 64-to-28 pin socket adapter.

In order to program the PROM with using a general-purpose PROM writer, the HD407 4709 incorporates the conversion circuit which divides a 10 -bit HMCS series instruction into 5 higher bits and 5 lower bits. One MCU address is assigned to two PROM addresses. For example, in programming an $8 \mathrm{k}-$ word PROM with a general-purpose PROM writer, the user must assign 16 kbyte address locations.

## Programming and Verification

The HD4074709 can perform high-speed programming without causing voltage stress or degrading data reliability. Figures 44 and 45 show the procedure for high-speed programming and timing chart, respectively. For details of PROM programming, see Precautions on PROM Programming.

## Erasing

PROMs in ceramic window packages can be erased by ultraviolet light. All erased bits become 1s.

Erasing conditions are: ultraviolet (UV) light
with wavelength $2537 \AA$ with a minimum irradiation of $15 \mathrm{~W} \cdot \mathrm{sec} / \mathrm{cm}^{2}$. These conditions are satisfied by exposing the LSI to a 12,000 $\mu \mathrm{W} / \mathrm{cm}^{2}$ UV source for $15-20$ minutes, at a distance of 1 inch.

## Precautions

1. The user must specify address locations $\$ 0000$ through $\$ 7 F F F$ when programming the PROM with a general-purpose PROM writer. If $\$ 8000$ or higher locations are addressed, the PROM cannot be programmed or verified. It should be noted that the plastic package type of the PROM cannot be erased and reprogrammed due to this error. The data written in unused address locations must be $\$ F F$.

* The ceramic package type of the PROM can be erased and reprogrammed by ultraviolet light in the event of programming errors.

2. If any index of the PROM socket, socket adapter and LSI does not match, an overcurrent can occur, resulting in LSI destruction. Verify that the LSI is properly connected to the PROM writer before programming.
3. In general, the PROM is provided with a programming voltage ( $\mathrm{V}_{\mathrm{PP}}$ ) either 12.5 V or 21 V . The $\mathrm{V}_{\mathrm{PP}}$ of the HD4074709 PROM is 12.5 V . If the user applies 21 V to the PROM, this may permanenty damage the LSI. The PROM writer in Intel's 27256 specifications selects 12.5 V as $\mathrm{V}_{\mathrm{PP}}$.

Table 26. Mode selection

|  | Pin |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Mode | $\overline{\mathbf{C E}}$ | $\overline{\mathbf{O E}}$ | $\mathbf{V}_{\mathbf{P P}}$ | $\mathbf{O}_{\mathbf{0}}-\mathbf{O}_{\mathbf{7}}$ |
| Programming | low | High | $\mathrm{V}_{\text {PP }}$ | Data input |
| Verify | High Low | $\mathrm{V}_{\text {PP }}$ | Data output |  |
| Programming <br> inhibited | High High | $\mathrm{V}_{\mathrm{PP}}$ | High impedance |  |

Table 27. PROM Programmers and Socket Adapters


Figure 42. PROM Mode


Figure 43. PROM Memory Map


Figure 44. A Sequence of High Speed Programming

## Programming Electrical Characteristics

## DC Characteristics

( $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathbf{0} \mathrm{V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$, unless otherwise notes.)

| Item |  | Symbol | Min Typ | Max | Unit Test Condition |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Input high voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}, \mathrm{~A}_{0}-\mathrm{A}_{14}, \overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ | $\mathrm{V}_{1 H}$ | 2.2 | $\mathrm{~V}_{\mathrm{CC}}+0.3$ | V |  |
| Input low voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}, \mathrm{~A}_{0}-\mathrm{A}_{14}, \overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ | $\mathrm{V}_{\mathrm{IL}}$ | -0.3 | 0.8 | V |  |
| Output high voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}$ | $\mathrm{~V}_{\mathrm{OH}}$ | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ |
| Output low voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}$ | $\mathrm{~V}_{\mathrm{OL}}$ |  | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |
| Input leakage current | $\mathrm{O}_{0}-\mathrm{O}_{7}, \mathrm{~A}_{0}-\mathrm{A}_{14}, \overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ | $\left\|\mathrm{I}_{\mathrm{LI}}\right\|$ | 2 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{in}}=5.25 \mathrm{~V} / \mathrm{O} .5 \mathrm{~V}$ |  |
| $\mathrm{~V}_{\text {CC }}$ current |  | $\mathrm{I}_{\mathrm{CC}}$ | 30 | mA |  |  |
| $\mathrm{~V}_{\text {PP }}$ current |  | $\mathrm{I}_{\mathrm{PP}}$ | 40 | mA |  |  |

## AC Characteristics

( $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \pm \mathbf{5}^{\circ} \mathrm{C}$, unless otherwise notes.)

| Item | Symbol | Min | Typ | Max | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address set-up time | $t_{\text {AS }}$ | 2 |  |  | $\mu \mathrm{S}$ | Figure $45^{1}$ |
| $\overline{\mathrm{OE}}$ set-up time | toes | 2 |  |  | $\mu \mathrm{S}$ |  |
| Data set-up time | $t_{\text {DS }}$ | 2 |  |  | $\mu \mathrm{S}$ |  |
| Address hold time | $\mathrm{taH}_{\text {A }}$ | 0 |  |  | $\mu \mathrm{S}$ |  |
| Data hold time | $t_{\text {DH }}$ | 2 |  |  | $\mu \mathrm{S}$ |  |
| Output disable delay time | tbF |  |  | 130 | ns |  |
| $\mathrm{V}_{\text {PP }}$ set-up time | tvps | 2 |  |  | $\mu \mathrm{S}$ |  |
| Program pulse width | tpw | 0.95 | 1.0 | 1.05 | ms |  |
| $\overline{\mathrm{CE}}$ pulse width when overprogramming | topw | 2.85 |  | 78.75 | ms |  |
| $V_{\text {cc }}$ set-up time | tvcs | 2 |  |  | $\mu \mathrm{S}$ |  |
| Data output delay time | toe | 0 |  | 500 | ns |  |

Note: 1. Input Pulse level- 0.8 to 2.2 V
Input rising/falling time $\leqq 20 \mathrm{~ns}$
Timing reference level $\left\{\begin{array}{c}\text { input : } 1.0 \mathrm{~V}, 2.0 \mathrm{~V} \\ \text { output }: 0.8 \mathrm{~V}, 2.0 \mathrm{~V}\end{array}\right.$


Figure 45. PROM Programming/Verifying Timing Diagram


Figure 46. PROM Read Timing Diagram

## Read Operation Electrical Characteristics

DC Characteristics
( $V_{C C}=5 \mathrm{~V} \pm 10 \%, V_{P P}=V_{C C} \pm 0.6 \mathrm{~V}, V_{S S}=0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$, unless otherwise notes.)

| Item | Symbol | Min | Typ | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Leak Current | ILI |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{Vin}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$ |
| Output Leak Current | ILO |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, Vout $=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$ |
| Programming <br> Vpp Current | IPP |  | 1 | 100 | $\mu \mathrm{A}$ | $V_{P P}=V_{C C}+0.6 V$ |
| Operating <br> Vcc Current | $1 \mathrm{cc} *$ |  |  | 30 | mA | $\mathrm{f}=1 \mathrm{MHz}$, lout $=0 \mathrm{~mA}$ |
| Input Voltage | VIL | -0.3 |  | 0.8 | V |  |
|  | $\mathrm{V}_{\mathrm{IH}}$ | 2.2 |  | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
| Output Voltage | $\mathrm{V}_{\mathrm{OL}}$ |  |  | 0.4 | V | $\mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |
|  | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  |  | V | $\mathrm{l}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ |

* Input through current is excluded.


## AC Characteristics

( $V_{C C}=5 \mathrm{~V} \pm 10 \%, V_{P P}=V_{C C} \pm 0.6 \mathrm{~V}, V_{S S}=0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$, unless otherwise notes.)

| Item | Symbol | Min | Max | Unit | Condition |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Access Time | $\mathrm{t}_{\mathrm{ACC}}$ |  | 500 | ns | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |
| $\overline{\overline{\mathrm{CE}} \text { Output }}$Delay Time | $\mathrm{t}_{\mathrm{CE}}$ |  | 500 | ns | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |
| $\overline{\overline{\mathrm{OE}} \text { Output }}$Delay Time | toE | 10 | 150 | ns | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |
| Output Disable <br> Delay Time | $\mathrm{t}_{\mathrm{DF}}{ }^{*}$ | 0 | 105 | ns | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |
| Data Output <br> Hold Time | toH | 0 |  | ns | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |

* $t_{D F}$ is determined when the output reaches open state and output level cannot be referred.


## Precautions on PROM Programming

## Principles of PROM Programming/ Erasing

The ZTAT microcomputer has the same type of the memory cell as the EPROM. The PROM is programmed by applying high voltage to the control gate and drain and injecting hot electrons into the floating gate, in the same way in the EPROM programming. The electrons in the floating gate remains stabilized, surrounded by the energy barrier of $\mathrm{SiO}_{2}$ film. By this electrons, the threshold voltage in the memory cell changes and the corresponding bit goes to 0 .

The hot electrons are reduced as over time. This reduction is caused by:

1. Ultraviolet light $\qquad$ are discharged by the ultraviolet light (erasure principle)
2. Heat

Theelectrons, which are excited by heat, are discharged
3. Application of high voltage $\cdots$ The number of electrons is reduced due to the high voltage which is applied to the control gate and drain

If there is any failure in the oxide film, the charge is markedly reduced; however, in general, such reduction does not occur, since devices which failed are usually excluded
during screening tests.
When the memory cell does not have any hot electrons in the floating gate, the corresponding bit goes to 1.

## PROM Programming

PROM programming should be performed under specified voltage and timing conditions. The higher the program voltage ( $\mathrm{V}_{\mathrm{PP}}$ ) and the longer the program pulse width ( $t_{P W}$ ), the more electrons will be injected into the memory cell. If an overvoltage is applied, a P-N junction may be permanently damaged. It is especially important to note that an overshoot occurs in the PROM writer. Moreover, negative voltage noise causes a parasitic transistor effect, which can reduce the apparent breakdown voltage.

During PROM programming, the ZTAT microcomputer is electrically connected with the PROM writer via the socket adapter. The user should ensure the following:

1. Confirm that the socket adapter is firmly connected to the PROM writer before beginning PROM programming.
2. Do not touch the socket adapter and the LSI during programming; this can cause faulty contacts, resulting in programming errors.


Figure 47. Cross Section of PROM Memory Cell

## PROM Reliability after Programming

In general, semiconductor devices retain their reliability, if some initial failures can be rejected. Initial failures can be rejected by adequate screening. Baking the device under high-temperature conditions is a screening method which eliminates initial short-time data hold failures in the memory cell. (See Principles of PROM Programming/Erasing). ZTAT microcomputer devices realize good reliability because they have been subjected to such screening during the water fabrication process. It is recommended that the user expose the device to $150^{\circ} \mathrm{C}$ at one atmosphere after programming in order to verify device performance.

Figure 48. shows the recommended screening procedure.

## Window-Type Package Precautions

Glass Erasure Window: If the glass window comes in contact with plastic or anything with a static charge, the LSI may malfunction due to the electrostatic charge on the surface of the window. If this occurs, exposing the LSI to ultraviolet light for a few minutes neutralizes the charge, and restores the LSI to normal operation. However, charge stored in the floating gate decreases at the same time, so reprogramming is recommended.

Electrostatic charge buildup on the window is a fundamental cause of malfunctions. Measures for its prevention are the same as those for preventing electrostatic breakdown:

1. Operators should be grounded when handling equipment.
2. Do not rub the glass window with plastics.
3. Be careful of coolant sprays, which may contain a few ions.
4. The ultraviolet shading label (which includes conductive material) effectively neutralizes charge.

Ultraviolet Shading Label: If the LSI is exposed to fluorescent light or sunlight, its memory contents may be erased by the small quantity of ultraviolet light in these sources. In strong light, the MCU may fail under the influence of photocurrent. To prevent these problems, it is recommended that the device be used with an ultraviolet shading label covering the erasure window after programming.

Special labels are sold for this purpose. They contain metal to absorb ultraviolet light. When choosing a label, note the following:

1. Adhesion (mechanical intensity)-Re-use and dust reduce adhesion. Peeling off a label may cause static electricity. Therefore, erasing and rewriting is recom-


Figure 48. Recommended Screening Procedure
(note) If programming errors occur sequentially during PROM programming, the user should suspend programming and determine whether there is any trouble with the PROM writer or the socket adapter when using the window-package-type of the EPROM. If programming verification indicates errors in programming or after hightemperature exposure, please inform Hitachi of the trouble.
mended after peeling. Sticking a new label over the old one is better than replacing a label.
2. Allowable temperature range-The allowable environmental temperature range of the label should be noted. If it is used under conditions outside this range, the paste may stiffen or adhere to the label, causing paste to remain on the
window when the label is removed.
3. Moisture resistance-The allowable moisture range and environmental conditions of the label should be noted. It is difficult to find a shade label applicable to all conditions. The proper label should be selected depending on the intended use of the MCU.

## Addressing Mode

## RAM Addressing Mode

As shown in figure 49, the MCU has three RAM addressing modes: register indirect addressing, direct addressing, and memory reg-

## ister addressing.

Register Indirect Addressing: The W register, X register, and Y register contents (10 bits) are used as the RAM address.


Register Indirect Addressing


Direct Addressing


Memory Register Addressing
Figure 49. RAM Addressing Modes

Direct Addressing: A direct addressing instruction consists of two words, with the word ( 10 bits) following the opcode used as the RAM address.

Memory Register Addressing: The memory register ( 16 digits from $\$ 040$ to $\$ 04 \mathrm{~F}$ ) is accessed by executing the LAMR and XMRA instructions.

## ROM Addressing Mode and P Instructions

The MCU has four ROM addressing modes, as shown in figure 50.

Direct Addressing Mode: The program can branch to any address in the ROM memory space by executing a JMPL, BRL, or CALL instruction. These instructions replace the 14 program counter bits ( $\mathrm{PC}_{13}$ to $\mathrm{PC}_{0}$ ) with 14-bit immediate data.
Current Page Addressing Mode: The ROM memory space is divided into pages, with 256 words in each page. Page zero begins at address $\$ 0000$. By executing a BR instruction, the program can branch to an address in the current page. This instruction replaces the low-order eight bits of the program counter ( $\mathrm{PC}_{7}$ to $\mathrm{PC}_{0}$ ) with the 8 -bit immediate data.
When BR is on page boundary ( $256 \mathrm{n}+255$ ) (figure 52), executing a BR instruction transfers the PC contents to the next page according to the hardware architecture. Conse-
quently, the program branches to the next page when the $B R$ is used on a page boundary. The HMCS400 series cross macro assembler has an automatic paging facility for ROM pages.

Zero Page Addressing Mode: By executing a CAL instruction, the program can branch to the zero page subroutine area, which is located at $\$ 0000-\$ 003 \mathrm{~F}$. When a CAL instruction is executed, 6 -bits of immediate data are placed in the low-order six bits of the program counter ( $\mathrm{PC}_{5}$ to $\mathrm{PC}_{0}$ ) and 0 s are placed in the high-order eight bits $\left(\mathrm{PC}_{13}\right.$ to $\left.\mathrm{PC}_{6}\right)$.

Table Data Addressing: By executing a TBR instruction, the program can branch to the address determined by the contents of the 4 -bit immediate data, accumulator, and B register.

P Instruction: ROM data addressed by table data addressing can be referred to by a $P$ instruction (figure 51). When bit 8 in the referred ROM data is 1,8 bits of ROM data are written into the accumulator and $B$ register. When bit 9 is 1,8 bits of ROM data are written into the R1 and R2 port output register. When both bits 8 and 9 are 1, ROM data are written into the accumulator and B Register and also to the R1 and R2 port output register at the same time.

The $P$ instruction has no effect on the program counter.


Current Page Addressing


Zero Page Addressing


Table Data Addressing

Figure 50. ROM Addressing Modes


Figure 51. P Instruction

|  | $\begin{aligned} & 256(n-1)+255 \\ & 256 n \end{aligned}$ $\begin{aligned} & 256 n+254 \\ & 256 n+255 \\ & 256(n+1) \end{aligned}$ |
| :---: | :---: |

Figure 52. The Branch Destination by BR Instruction on the Boundary Between Pages

## Instruction Set

The MCU provides 101 instructions which are classified into 10 groups as follows:
(1) Immediate instructions
(2) Register-to-register instructions
(3) RAM address instructions
(4) RAM register instructions
(5) Arithmetic instructions
(6) Compare instructions
(7) RAM bit manipulation instructions
(8) ROM address instructions
(9) Input/output instructions
(10) Control instructions

Tables 28-37 list their functions, and table 38 is an opcode map.

Table 28. Immediate Instructions

| Operation | Mnemonic | Operation | Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Immediate | LAI i | 1000 |  | $i \rightarrow A$ |  | 1/1 |
| Load B from Immediate | LBI i | 1000 | $00 i_{3} i_{2} i_{1} i_{0}$ | $i \rightarrow B$ |  | 1/1 |
| Load Memory from Immediate | LMID i, d | $\begin{array}{cccc} 0 & 1 & 1 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} \end{array}$ | $10 i_{3} i_{2} i_{1} i_{0}$ $d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \rightarrow M$ |  | 2/2 |
| Load Memory from Immediate, Increment $Y$ | LMIIY i | 1010 | $010 i_{3} i_{2} i_{1} i_{0}$ | $i \rightarrow M, Y+1 \rightarrow Y$ | NZ | 1/1 |

Table 29. Register-to-Register Instructions

|  | Mnemonic | Operation Code |  |  | Words/ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Operation | Function | Status |  |  |  |
| Cycles |  |  |  |  |  |

Note: An operand is provided for the second word of LAW and LWA instruction by assembler automatically.

Table 30. RAM Address Instructions

| Operation | Mnemonic | Operation | Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load W from Immediate | LWI i | 00011 | $1100 i_{1} i_{0}$ | $i \rightarrow W$ |  | 1/1 |
| Load $X$ from Immediate | LXI | 1000 | $10 i_{3} i_{2} i_{1} i_{0}$ | $i \rightarrow X$ |  | 1/1 |
| Load Y from Immediate | LYI i | 1000 | $\begin{array}{llllllllllll} & 1 & i_{3} & i_{2} & i_{1} & \end{array}$ | $\mathrm{i} \rightarrow \mathrm{Y}$ |  | 1/1 |
| Load W from A | LWA | $\begin{array}{llll} 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 \end{array}$ | $\begin{array}{llllll} 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 \end{array}$ | $\mathrm{A} \rightarrow \mathrm{W}$ |  | $2 / 2$ <br> (Note) |
| Load $X$ from $A$ | LXA | $\begin{array}{llll}0 & 0 & 1 & 1\end{array}$ | 101000 | $A \rightarrow X$ |  | 1/1 |
| Load Y from A | LYA | $\begin{array}{llll}0 & 0 & 1 & 1\end{array}$ | 0111000 | $A \rightarrow Y$ |  | 1/1 |
| Increment $Y$ | IY | 00001 | $\begin{array}{llllll}0 & 1 & 1 & 1 & 0 & 0\end{array}$ | $\mathrm{Y}+1 \rightarrow \mathrm{Y}$ | NZ | 1/1 |
| Decrement $Y$ | DY | 000111 | $\begin{array}{lllllll}0 & 1 & 1 & 1 & 1 & 1\end{array}$ | $Y-1 \rightarrow Y$ | NB | 1/1 |
| Add $A$ to $Y$ | AYY | 00001 | 0110100 | $Y+A \rightarrow Y$ | OVF | 1/1 |
| Subtract A from $Y$ | SYY | 000111 | 01100100 | $Y-A \rightarrow Y$ | NB | 1/1 |
| Exchange $X$ and SPX | XSPX | 0000 | 000001 | $X \mapsto S P X$ |  | 1/1 |
| Exchange $Y$ and SPY | XSPY | 0000 | 000010 | $Y-S P Y$ |  | 1/1 |
| Exchange $X$ and SPX, $Y$ and SPY | XSPXY | 0000 | 00000011 | $X \mapsto S P X, Y \multimap S P Y$ |  | 1/1 |

Note: An operand is provided for the second word of LAW and LWA instruction by assembler automatically.

Table 31. RAM Register Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Memory | LAM (XY) | 00 | 1 | 0 | 0 | 1 | 0 | 0 | $y$ | $\times$ | $M \rightarrow A,(X \rightarrow S P X, Y-S P Y)$ |  | 1/1 |
| Load A from Memory | LAMD d |  |  |  |  |  |  |  |  |  | $M \rightarrow A$ |  | 2/2 |
| Load B from Memory | LBM (XY) | 0001 |  |  | 0 | 0 | 0 | 0 | y | $\times$ | $M \rightarrow B,(X-S P X, Y-S P Y)$ |  | 1/1 |
| Load Memory from A | LMA(XY) | 00 | 1 | 0 | 0 | 1 | 0 | 1 | $y$ | $x$ | $A \rightarrow M,(X \rightarrow S P X, Y \rightarrow S P Y)$ |  | 1/1 |
| Load Memory from A | LMAD d | $0110$$d_{9} d_{8} d_{7} d_{6}$ |  |  |  |  |  |  |  |  | $A \rightarrow M$ |  | 2/2 |
| Load Memory from A, Increment $Y$ | LMAIY(X) | 00 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | $x$ | $A \rightarrow M, Y+1 \rightarrow Y(X-S P X)$ | $N Z$ | 1/1 |
| Load Memory from A, Decrement $Y$ | LMADY(X) |  | 1 | 1 | 0 | 1 | 0 | 0 | 0 | x | $A \rightarrow M, Y-1 \rightarrow Y(X-S P X)$ | NB | 1/1 |
| Exchange Memory and A | XMA(XY) | 0 |  |  | 0 | 0 | 0 | 0 | y | $\times$ | $M \rightarrow A,(X-S P X, Y \rightarrow S P Y)$ |  | 1/1 |
| Exchange Memory and A | XMAD d | $\begin{array}{cccc} 0 & 1 & 1 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} \end{array}$ |  |  |  |  |  | ${ }_{\text {d }}^{0}$ |  |  | $M-A$ |  | 2/2 |
| Exchange Memory and B | XMB(XY) |  | $001$ |  | 0 | 0 | 0 | 0 | y | $\times$ | $M \rightarrow B,(X-S P X, Y \sim S P Y)$ |  | 1/1 |

Note: $(X Y)$ and $(X)$ have the following meaning:
(1) The instructions with (XY) have four mnemonics and four object codes for each (example of LAM (XY) is given below).
The op-code X or Y is assembled as follows:

| Mnemonic | $\mathbf{y}$ | $\mathbf{x}$ | Function |
| :--- | :--- | :--- | :--- |
| LAM | 0 | 0 |  |
| LAMX | 0 | 1 | $\mathrm{X} \mapsto$ SPX |
| LAMY | 1 | 0 | $Y \mapsto S P Y$ |
| LAMXY | 1 | 1 | $X \mapsto S P X, Y \mapsto S P Y$ |

(2) The instructions with (X) have two mnemonics and two object codes for each (example of $\operatorname{LMAIY}(X)$ is given below).
The op-code $X$ is assembled as follows:

| Mnemonic | $\mathbf{x}$ | Function |
| :--- | :--- | :--- |
| LMAIY | 0 |  |
| LMAIYX | 1 | $\mathrm{X} \mapsto$ SPX |

Table 32. Arithmetic Instructions


```
Note: \(\cap\) : Logical AND
\(U\) : Logical OR
\(\oplus\) : Exclusive OR
```


## (10) HITACHI

Table 33. Compare Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Immediate Not Equal to Memory | INEM i |  | $i \neq M$ | NZ | 1/1 |
| Immediate Not Equal to Memory | INEMD i, d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \neq M$ | NZ | 2/2 |
| A Not Equal to Memory | ANEM | 000000000001000 | $A \neq M$ | $N Z$ | 1/1 |
| A Not Equal to Memory | AMEMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \neq M$ | NZ | 2/2 |
| B Not Equal to Memory | BNEM | 00000100000100 | $B \neq M$ | NZ | 1/1 |
| Y Not Equal to Immediate | YNEI i |  | $Y \neq i$ | $N Z$ | 1/1 |
| Immediate Less or Equal to Memory | ILEM i |  | $i \leqq M$ | NB | 1/1 |
| Immediate Less or Equal to Memory | ILEMD i, d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \leqq M$ | NB | 2/2 |
| A Less or Equal to Memory | ALEM | 0000000001001000 | $A \leqq M$ | NB | 1/1 |
| A Less or Equal to Memory | ALEMD d | 0100010100 $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \leqq M$ | NB | 2/2 |
| B Less or Equal to Memory | BLEM | $\begin{array}{llllllllll}0 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ | $B \leqq M$ | NB | 1/1 |
| A Less or Equal to Immediate | ALEI i |  | $A \leqq i$ | NB | 1/1 |

Table 34. RAM Bit Manipulation Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set Memory Bit | SEM n | $0010000001 n_{1} n_{0}$ | $1 \rightarrow \mathrm{M}(\mathrm{n})$ |  | 1/1 |
| Set Memory Bit | SEMD n, d | $0110000001 n_{1} n_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $1 \rightarrow M(n)$ |  | 2/2 |
| Reset Memory Bit | REM $n$ | $000100000100 n 10$ | $0 \rightarrow M(n)$ |  | 1/1 |
| Reset Memory Bit | REMD n, d | $011000010 n_{1} n_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $0 \rightarrow M(n)$ |  | 2/2 |
| Test Memory Bit | TM n | $000100000111 n n_{0}$ |  | $\mathrm{M}(\mathrm{n})$ | 1/1 |
| Test Memory Bit | TMD n,d | $011000011 n_{1} n_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | $\mathrm{M}(\mathrm{n})$ | 2/2 |

Table 35. ROM Address Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Branch on Status 1 | BR b | $11 b_{7} b_{6} b_{5} b_{4} b_{3} b_{2} b_{1} b_{0}$ |  | 1 | 1/1 |
| Long Branch on Status 1 | BRLu | $\begin{array}{lllllll}0 & 1 & 0 & 1 & 1 & 1 & p_{3}\end{array} p_{2} p_{1} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Long Jump Unconditionally | JMPL u | $010101 p_{3} p_{2} p_{1} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  |  | 2/2 |
| Subroutine Jump on Status 1 | CAL a |  |  | 1 | 1/2 |
| Long Subroutine Jump on Status 1 | CALL u | $0101100 p_{3} p_{2} p_{1} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Table Branch | TBR p | $\begin{array}{llllllll}0 & 0 & 1 & 0 & 1 & 1 & p_{3} & p_{2}\end{array} p_{1} p_{0}$ |  |  | 1/1 |
| Return from Subroutine | RTN | 0000010000 |  |  | 1/3 |
| Return from Interrupt | RTNI | 0000010001 | $1 \rightarrow 1 / E$ <br> CA recovery | ST | 1/3 |

Table 36. Input/Output Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Function } \\ & \hline 1 \rightarrow D(Y) \end{aligned}$ | Status | Words/ Cycles <br> 1/1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set Discrete I/O Latch | SED |  | 0 | 1 | 1 | 1 |  | 0 | 10 | 0 | 0 |  |  |  |
| Set Discrete I/O Latch Direct | SEDD m |  | 0 | 1 | 1 | 1 |  | $\mathrm{m}_{3}$ | $\mathrm{m}_{2} \mathrm{~m}$ | $m_{1}$ |  | $1 \rightarrow \mathrm{D}(\mathrm{m})$ |  | 1/1 |
| Reset Discrete 1/O Latch | RED | 0 | 0 | 0 | 1 | 1 |  | 0 | 1 | 0 | 0 | $0 \rightarrow \mathrm{D}(\mathrm{Y})$ |  | 1/1 |
| Reset Discrete I/O Latch Direct | REDD m |  | 0 | 0 |  | 1 |  | $\mathrm{m}_{3}$ | $\mathrm{m}_{2} \mathrm{~m}$ |  |  | $0 \rightarrow \mathrm{D}(\mathrm{m})$ |  | 1/1 |
| Test Discrete I/O Latch | TD | 0 | 0 | 1 | 1 | 1 |  | 0 | 0 | 0 | 0 |  | $\mathrm{D}(\mathrm{Y})$ | 1/1 |
| Test Discrete I/O Latch Direct | TDD m |  | 0 | 1 | 0 | 1 |  | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ |  |  |  | $D(m)$ | 1/1 |
| Load A from R Port Register | LAR m | 1 | 0 | 0 | 1 | 0 |  | $\mathrm{m}_{3}$ | $\mathrm{m}_{2} \mathrm{~m}$ |  |  | $R(m) \rightarrow A$ |  | 1/1 |
| Load B from R Port Register | LBR m |  | 0 | 0 | 1 | 0 |  | $\mathrm{m}_{3}$ | $\mathrm{m}_{2} \mathrm{~m}$ |  |  | $R(m) \rightarrow B$ |  | 1/1 |
| Load R Port Register from A | LRA m | 1 | 0 | 1 | 1 | 0 |  | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ |  |  | $\mathrm{A} \rightarrow \mathrm{R}(\mathrm{m})$ |  | 1/1 |
| Load R Port Register from B | LRB m |  | 0 | 1 | 1 | 0 |  | $\mathrm{m}_{3}$ | $\mathrm{m}_{2} \mathrm{~m}$ | $m_{1}$ |  | $B \rightarrow R(m)$ |  | 1/1 |
| $\underline{\text { Pattern Generation }}$ | Pp | 0 | 1 | 1 | 0 | 1 |  | $\mathrm{p}_{3}$ | $\mathrm{p}_{2} \mathrm{p}$ | $\mathrm{p}_{1}$ |  |  |  | 1/2 |

Table 37. Control Instructions
$\left.\begin{array}{lllllllllll}\text { Operation } & \text { Mnemonic } & \text { Operation Code } & & \text { Function } & \text { Status } \begin{array}{l}\text { Words/ } \\ \text { Cycles }\end{array} \\ \hline \text { No Operation } & \text { NOP } & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}\right)$

## HITACHI

## Table 38. Opcode Map



## Absolute Maximum Ratings

| Item | Symbol | Constant | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $V_{C C}$ | -0.3 to +7.0 | V |  |
| Programming Voltage | $V_{\text {PP }}$ | -0.3 to +14.0 | V | 12 |
| Terminal Voltage | $V_{T}$ | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | 3 |
|  |  | $V_{C C}-42$ to $V_{C C}+0.3$ | V | 4 |
| Total Allowance of Input Current | $\Sigma 10$ | 50 | mA | 5 |
| Total Allowance of Output Current | $-\Sigma 10$ | 150 | mA | 6 |
| Maximum Input Current | lo | . 15 | mA | 7,8 |
| Maximum Output Current | $-10$ | 4 | mA | 9, 10 |
|  |  | 30 | mA | 9, 11 |
| Operating Temperature | $\mathrm{T}_{\text {opr }}$ | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature (bias) | $\mathrm{T}_{\text {bias }}$ | -25 to +80 | ${ }^{\circ} \mathrm{C}$ | 12 |

Notes: 1. Permanent damage may occur if absolute maximum ratings are exceeded. Normal operation should be under the conditions of electrical characteristics. If these conditions are exceeded, it may cause a malfunction or affect the reliability of LSI
2. All voltages are with respect to GND.
3. Standard pins
4. High voltage pins
5. Total allowance of input current is the total sum of input current which flows in from all I/ O pins to GND simultaneously.
6. Total allowance of output current is the total sum of the output current which flows out from $V_{c c}$ to all I/O pins simultaneously.
7. Maximum input current is the maximum amount of input current from each I/O pin to GND.
8. R4-R8
9. Maximum output current is the maximum amount of output current from $V_{c c}$ to each I/O pin.
10. R4-R8
11. $\mathrm{D}_{0}-\mathrm{D}_{15}, \mathrm{RO}-\mathrm{R} 3$
12. HD4074709

## Electrical Characteristics

## HD404708, HD404709 Electrical Characteristics

## DC Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\right.$ to 6 V , GND $=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{a}}=-20$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol | Pins | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & \text { RESET, } \\ & \frac{\mathrm{SCK}, \mathrm{INT}_{0}}{-\mathrm{INT}_{3}} \end{aligned}$ | 0.8 V CC | - | $\mathrm{V}_{\mathrm{Cc}}+0.3$ | V |  |  |
|  |  | SI | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | $\mathrm{V}_{\text {cc }}-0.5$ | - | $v_{c c}+0.3$ | V | $\mathrm{V}_{\mathrm{CC}}=3.5 \mathrm{~V}$ to 6.0 V |  |
|  |  |  | $v_{C C}-0.3$ | - | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |  |
| Input Low Voltage | VIL | $\begin{aligned} & \frac{\text { RESET, }}{\mathrm{SCK}^{\mathrm{SCK}}, \mathrm{INT}_{0}} \\ & -\mathrm{INT}_{3} \end{aligned}$ | -0.3 | - | 0.2 V cc | V |  |  |
|  |  | SI | -0.3 | - | 0.3 V cc | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | -0.3 | - | 0.5 | V | $\mathrm{V}_{\mathrm{CC}}=3.5 \mathrm{~V}$ to 6.0 V |  |
|  |  |  | -0.3 | - | 0.3 | V |  |  |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | SCK, SO, PWM,BUZZ | $\mathrm{V}_{C C}-1.0$ | - | - | V | $\begin{aligned} & -\mathrm{l}_{\mathrm{OH}}=1.0 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{CC}}=3.5 \mathrm{~V} \text { to } 6.0 \mathrm{~V} \end{aligned}$ |  |
|  |  |  | $\mathrm{V}_{\text {cc }}-0.5$ | - | - | V | $\begin{aligned} & -\mathrm{l}_{\mathrm{OH}}=0.5 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{CC}}=3.5 \mathrm{~V} \text { to } 6.0 \mathrm{~V} \end{aligned}$ |  |
|  |  |  |  |  |  |  | $-\mathrm{IOH}=0.3 \mathrm{~mA}$ |  |
| Output Low Voltage | VoL | $\begin{aligned} & \hline \overline{\text { SCK,SO, }} \\ & \text { PWM,BUZZ } \end{aligned}$ | - | - | 0.4 | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{CC}}=3.5 \mathrm{~V} \text { to } 6.0 \mathrm{~V} \end{aligned}$ |  |


|  |  |  |  |  |  |  | $\mathrm{I}_{\mathrm{OL}}=0.4 \mathrm{~mA}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input/Output <br> Leakage <br> Current | $\left\|I_{\text {IL }}\right\|$ | RESET, <br> SCK, $\overline{\text { INT }}_{0}$ <br> $-\mathrm{INT}_{3}$ <br> SI,SO, <br> PWM, BUZZ <br> $\mathrm{OSC}_{1}$ |  | - | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | 1 |
| Power Dissipation in Active Mode | Icc | $\mathrm{V}_{\mathrm{cc}}$ | - | - | 5.0 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{fOSC}=4 \mathrm{MHz}, \\ & \text { Divide-by-4 } \end{aligned}$ | 2,5,8 |
|  |  |  | - |  | $8.0$ | mA |  | 9 |
|  |  |  |  | - | 3.0 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \\ & \mathrm{fosC}=2 \mathrm{MHz}, \\ & \text { Divide-by-4 } \end{aligned}$ | 2,5,8 |
|  |  |  |  |  | 4.5 | mA |  | 9 |
| Power Dissipation in Standby Mode | $\mathrm{I}_{\text {SBY }}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | - | 2.0 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{fosc}^{2}=4 \mathrm{MHz}, \\ & \text { Divide-by-4 } \end{aligned}$ | 3,5 |
|  |  |  | - | - | 1.0 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \\ & \mathrm{fosc}=2 \mathrm{MHz}, \\ & \text { Divide-by-4 } \end{aligned}$ | 3,5 |


| Item | Symbol | Pins | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Dissipation in Subactive Mode | $\mathrm{I}_{\text {sub }}$ | V cc | - | - | 30 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\mathrm{CC}}=3 \mathrm{~V}, \text { when } \\ & \text { using } 32.768 \mathrm{kHz} \\ & \text { crystal } \\ & \mathrm{V}_{\text {in }}(\mathrm{TEST})=\mathrm{V}_{\mathrm{CC}}- \\ & 0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{~V}_{\text {in }}(\mathrm{RESET})=0 \mathrm{~V} \text { to } \\ & 0.3 \mathrm{~V} \end{aligned}$ | 4,6,8 |
|  |  |  | - | - | 80 | $\mu \mathrm{A}$ |  | 9 |
|  |  |  |  |  |  |  |  |  |
| Power Dissipation in Watch Mode | $I_{\text {watch }}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | - | 15 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$, when using 32.768 kHz crystal, <br> $\mathrm{V}_{\mathrm{in}}(\overline{\mathrm{TEST}})=\mathrm{V}_{\mathrm{CC}}{ }^{-}$ $0.3 V$ to Voc. <br> $V_{\text {in }}($ RESET $)=0 V$ to 0.3 V | 4,6,7 |
| Power Dissipation in Stop Mode | $\mathrm{I}_{\text {stop }}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | - | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {in }}(\overline{T E S T})=V_{C C}- \\ & 0.3 V \text { to } V_{C C}, \\ & V_{\text {in }}(R E S E T)=0 \mathrm{~V} \text { to } \\ & 0.3 \mathrm{~V} \\ & \text { not using } \\ & 32.768 \mathrm{kHz} \\ & \text { crystal } \end{aligned}$ | 4 |
| Watch Mode | $\mathrm{V}_{\text {watch }}$ | $\mathrm{V}_{\mathrm{cc}}$ | 3.5 | - | 6.0 | V | $\mathrm{V}_{\mathrm{Cc}}=3.5 \mathrm{~V}$ to 6 V | 6,7 |
| Retain Voltage |  |  | 3.0 | - | 6.0 | V |  |  |
| Stop Mode Retain Voltage | $V_{\text {stop }}$ | $\mathrm{V}_{\mathrm{cc}}$ | 2 | - | - | V | not using 32.768 kHz crystal |  |

Notes: 1. Excluding pull-up MOS current and output buffer current.
2. The MCU is reset and input/output current does not flow.

Pin conditions:

- RESET, TEST $\cdots \cdots \cdot V_{c c}$
- R4-R9…… $\mathrm{V}_{\mathrm{CC}}$
- $\mathrm{D}_{0}-\mathrm{D}_{15}, \mathrm{RO}-\mathrm{R} 3, \mathrm{RA} \cdots \cdots \mathrm{V}_{\text {disp }}$

3. The timer/counter is enabled and input/output current does not flow. MCU conditions:

- 1/0 $\cdots \cdots$ same as at reset
- Serial interface ${ }^{\cdots} \cdot$ halt
- Standby mode

Pin conditions:

- RESET..........GND
- TEST...... $V_{c c}$
- R4-R9….. $V_{c c}$
- $\mathrm{D}_{0}-\mathrm{D}_{15}$, RO-R3, RA $\cdots \cdots V_{\text {disp }}$

4. Excluding pull-down MOS current to $\mathrm{V}_{\text {disp }}$.
5. Power dissipation in MCU operation or in Standby mode is in proportion to fosc; each current value when $f_{0 S c}=x[M H z]$ is given by the following equation: Maximum value ( $\mathrm{fosc}_{\mathrm{os}}=\mathrm{x}[\mathrm{MHz}]$ ) $=\mathrm{x} / 4 \mathrm{x}$ Max. value ( $\mathrm{fosc}=4[\mathrm{MHz}]$ )
6. Applied to the product with 32 kHz CPU operation selected by optional function.
7. Applied to the product with no 32 kHz CPU operation, TIME-BASE operation selected by optional function.
8. HD404708
9. HD404709

## Input/Output Characteristics for Standard Pins

$\left(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\right.$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{a}}=-20$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol | Pins | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | R4-R9 | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | - | $v_{C C}+0.3$ | V |  |  |
| Input Low Voltage | VIL | R4-R9 | $-0.3$ | - | $0.3 \mathrm{~V}_{\mathrm{CC}}$ | V |  |  |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | R4-R8 | $\mathrm{V}_{\mathrm{CC}}-1.0$ | - | - | V | $\begin{aligned} & -\mathrm{l}_{\mathrm{OH}}=1.0 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{CC}}=3.5 \mathrm{~V} \text { to } 6.0 \mathrm{~V} \end{aligned}$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}-0.5$ | - | - | V | $\begin{aligned} & -\mathrm{l}_{\mathrm{OH}}=0.5 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{CC}}=3.5 \mathrm{~V} \text { to } 6.0 \mathrm{~V} \end{aligned}$ |  |
|  |  |  |  |  |  |  | $-\mathrm{l}_{\mathrm{OH}}=0.3 \mathrm{~mA}$ |  |
| Output Low Voltage | VoL | R4-R8 | - | - | 0.4 | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{CC}}=3.5 \mathrm{~V} \text { to } 6.0 \mathrm{~V} \end{aligned}$ |  |
|  |  |  |  |  |  |  | $\mathrm{IOL}^{2}=0.4 \mathrm{~mA}$ |  |
| Input/Output Leakage Current | $\left\|I_{1 L}\right\|$ | R4-R9 | - | - | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | 1 |
| Pull-Up MOS <br> Current | $-I_{P}$ | R4-R9 | 30 | 70 | 150 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, \mathrm{~V}_{\text {in }}=0 \mathrm{~V}$ | 2 |
|  |  |  | 10 | 20 | 50 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\text {in }}=0 \mathrm{~V}$ |  |

Notes: 1. Pull-up MOS current and output buffer current are excluded.
2. Applied to I/O pins with pull-up MOS selected by mask option.

## Input/Output Characteristics for High Voltage Pins

$\left(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\right.$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{a}}=-20$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol | Pins | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{15}, \mathrm{RA}, \\ & \mathrm{RO}-\mathrm{R} 3 \end{aligned}$ | 0.7 VCC | - | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |  |
| Input Low Voltage | VIL | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{15,} \mathrm{RA}, \\ & \mathrm{RO}-\mathrm{R} 3 \end{aligned}$ | $\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ | - | 0.3 V CC | V |  |  |
| Output High Voltage | VOH | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{15}, \\ & \mathrm{RO} \mathrm{R} 3 \end{aligned}$ | $\mathrm{V}_{\mathrm{cc}}-3.0$ | - | - | V | $\begin{aligned} & -I_{\mathrm{OH}}=15 \mathrm{~mA}, \\ & V_{C C}=5 V \pm 20 \% \end{aligned}$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{Cc}}-2.0$ | - | - | V | $\begin{aligned} & -\mathrm{l}_{\mathrm{OH}}=10 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 20 \% \end{aligned}$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}-1.0$ | - | - | V | $-\mathrm{IOH}=4 \mathrm{~mA}$ |  |
| Output Low Voltage | VoL | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{15}, \\ & \mathrm{RO} \mathrm{R} 3 \end{aligned}$ | - | - | $\mathrm{V}_{\mathrm{Cc}}-34$ | V | $\mathrm{V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ | 1 |
|  |  | $\begin{aligned} & D_{0}-D_{15} \\ & R O-R 3 \end{aligned}$ | - | - | $\mathrm{V}_{\mathrm{CC}}-37$ | V | $150 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ | 2 |
| Input/Output <br> Leakage <br> Current | $\mid \boldsymbol{I L}$ \| | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{15}, \mathrm{RA} \\ & \mathrm{RO} \mathrm{R} 3 \end{aligned}$ | - | - | 20 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {in }}=V_{C C}-40 V \text { to } \\ & V_{C C} \end{aligned}$ | 3 |
| Pull-Down MOS Current | $I_{\text {d }}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{15}, \mathrm{RA}, \\ & \mathrm{RO}-\mathrm{R} 3 \end{aligned}$ | 200 | 400 | 800 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {disp }}=V_{C C}-35 \mathrm{~V} \\ & V_{\text {in }}=V_{c C} \end{aligned}$ | 4 |

Notes: 1. Applied to $\mathrm{I} / \mathrm{O}$ pins with pull-down MOS selected by mask option.
Applied to I/O pins without pull-down MOS (PMOS open drain) selected by mask option.
2. Pull-down MOS current and output buffer current are excluded.

Applied to I/O pins with pull-down MOS selected by mask option.

## AC Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\right.$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{a}}=-20$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol | Pins | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillation <br> Frequency <br> (Divide-by-4) | fosc | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ | 0.4 | 4 | 4.5 | MHz | $\mathrm{V}_{\mathrm{CC}}=3.5 \mathrm{~V}$ to 6 V | 7 |
|  |  |  | 1.6 | 4 | 4.5 | MHz |  |  |
|  |  |  | 0.4 | 2 | 2.25 | MHz |  | 7 |
|  |  |  | 1.6 | 2 | 2.25 | MHz |  |  |
| Oscillation <br> Frequency <br> (Divide-by-8) | $\mathrm{f}_{\mathrm{CL}}$ | $\mathrm{CL}_{1}, \mathrm{CL}_{2}$ | - | 32.768 | - | kHz |  |  |
| Instruction Cycle Time | $\mathrm{t}_{\text {cyc }}$ |  | 0.89 | 1 | 10 | $\mu \mathrm{s}$ | $\mathrm{V}_{\mathrm{CC}}=3.5 \mathrm{~V}$ to 6 V | 7 |
|  |  |  | 0.89 | 1 | 2.5 | $\mu \mathrm{s}$ |  |  |
|  |  |  | 1.78 | 2 | 10 | $\mu \mathrm{S}$ |  | 7 |
|  |  |  | 1.78 | 2 | 2.5 | $\mu \mathrm{s}$ |  |  |
| Instruction Cycle Time | ${ }^{\text {t SuBcyc }}$ |  | - | 244.14 | - | $\mu \mathrm{S}$ |  | 8 |
| Oscillation | $\mathrm{t}_{\mathrm{RC}}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ | - | - | 40 | ms | $\mathrm{V}_{C C}=3.5 \mathrm{~V}$ to 6 V | 1 |
| Stabilization (Crystal) |  |  | - | - | 60 | ms |  |  |
| Oscillation | $\mathrm{t}_{\mathrm{RC}}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ | - | - | 20 | ms | $\mathrm{V}_{\mathrm{CC}}=3.5 \mathrm{~V}$ to 6 V | 1 |
| Stabilization (Ceramic Filter) |  |  | - | - | 60 | ms |  |  |
| Oscillation Stabilization | $\mathrm{t}_{\mathrm{RC}}$ | $\mathrm{CL}_{1}, \mathrm{CL}_{2}$ | - | - | 2 | s |  | 2,8,9 |
| External | ${ }^{\text {t. }}$ CPH, $t_{\mathrm{CPL}}$ | $\mathrm{OSC}_{1}$ | 92 | - | - | ns | $\mathrm{V}_{\mathrm{CC}}=3.5 \mathrm{~V}$ to 6 V | 3 |
| Clock High, Low Level Width |  |  | 203 | - | - | ns |  |  |
| External | ${ }^{\mathrm{t}} \mathrm{CPr}$, <br> $t_{\text {CPf }}$ | $\mathrm{OSC}_{1}$ | - | - | 20 | ns | $\mathrm{V}_{\mathrm{CC}}=3.5 \mathrm{~V}$ to 6 V | 3 |
| Falling Time |  |  | - | - | 20 | ns |  |  |
| $\overline{\mathrm{INT}}_{0}$ High, Low Level Width | $\mathrm{t}_{10 \mathrm{OH}}$, tiol | $\overline{\mathrm{INT}}_{0}$ | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}} /$ <br> tsubay |  | 4,6,8,9 |
| $\overline{\mathrm{INT}}_{1}$ High, Low Level Width | $\begin{aligned} & t_{11 \mathrm{H}}, \\ & t_{11 \mathrm{~L}} \end{aligned}$ | $\overline{\mathrm{INT}}_{1}-\overline{\mathrm{INT}}_{3}$ | 2 | - | - | $\mathrm{t}_{\text {cyc }}$ |  | 4 |
| RESET High Level Width | $t_{\text {RSTH }}$ | RESET | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ |  | 5 |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ | All pins | - | - | 30 | pF | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\text {in }}=0 \mathrm{~V}$ |  |
| RESET <br> Falling Time | $t_{\text {RST }}$ | RESET | - | - | 20 | ms |  | 5 |

Notes: 1. Oscillation stabilization time is the time until the oscillator stabilizes after $\mathrm{V}_{\mathrm{cc}}$ reaches 3.0V ( 3.5 V , in case of $\mathrm{V}_{\mathrm{cc}}=3.5 \mathrm{~V}-6.0 \mathrm{~V}$ ) after Power on, or after RESET goes high. RESET must be kept high for at least $t_{R C}$ to obtain oscillation time.
Oscillation stabilization time depends on the crystal or ceramic filter's circuit constant and stray capacitance. In employing the resonator, please consult with the engineers of the crystal or ceramic filter marker to determine the circuit parameter.


Xtal: Under the equivalent circuit
$\mathrm{R}_{\mathrm{f}}: 1 \mathrm{MO} \mathrm{O}+20 \%$
$\mathrm{C}_{1}: 10 \mathrm{pF} \pm 20 \%$
$\mathrm{C}_{2}: 10 \mathrm{pF} \pm 20 \%$


Ceramic Filter: CSA4.00MG (MURATA)
$\mathrm{R}_{\mathrm{f}}: 1 \mathrm{ivis} \mathrm{s} \pm 20 \%$
$\mathrm{C}_{1}$ : $30 \mathrm{pF} \pm 20 \%$
$\mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%$

$\mathrm{C}_{0}=7 \mathrm{pF}$ max
$R_{S}=100 \Omega$ max
$\mathrm{f}=1.0-4.5 \mathrm{MHz}$
2. Oscillation stabilization time is the time until the oscillator stabilizes after Vcc reaches 3.0V after power on. Oscillation stabilization time depends on the crystal circuit constant and stray capacitance. In employing the resonator, please consult with the engineers of the crystal maker to determine the circuit parameter.


Xtal: MX38T (Nihon denpa kogyo)
Right the equivalent circuit
$\mathrm{C}_{1}: 15 \mathrm{pF} \pm 5 \%$
$\mathrm{C}_{2}: 15 \mathrm{pF} \pm 5 \%$
3. See figure 53.
4. See figure 54. Unit $\mathrm{t}_{\mathrm{cyc}}$ is applied when MCU is Standby or Active mode.
5. See figure 55.
6. See figure 54. Unit tsubcyc is applied when MCU is in Watch or Sub-Active mode. tsubcyc $=244.14 \mu \mathrm{~s}$ (when using 32.768 kHz crystal oscillator)
7. Apply the data in parenthesis when subsystem oscillator is not used.
8. Applied to the product with 32 kHz CPU operation selected by optional function.
9. Applied to the product with no 32 kHz CPU operation, TIME-BASE operation selected by optional function.

## Serial Interface Timing Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\right.$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{a}}=-20$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol | Pins | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Transfer <br> Clock <br> Cycle Time | ${ }^{\text {tscyc }}$ | $\overline{\text { SCK }}$ | 1 | - | - | $\mathrm{t}_{\text {cyc }}$ | Loading (note 2) | 1,2 |
| Output Transfer Clock High, Low Level Width | tSCKH, tsCKL | $\overline{\text { SCK }}$ | 0.4 | - | - | $\mathrm{t}_{\text {scyc }}$ | Loading (note 2) | 1,2 |
| Output Transfer Clock Rising, Falling Time | ${ }^{\mathrm{t}} \mathrm{SCKr}$, <br> tsCKf | $\overline{\text { SCK }}$ | - | - | 80 | ns | Loading (note 2) | 1,2 |
| Input Transfer Clock Completion Detect Time | tSCKHD | $\overline{\text { SCK }}$ | 1 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ |  | 1,2,3 |
| Input Transfer Clock High, Low Level Width | tsCKH, <br> tsCKL. | $\overline{\text { SCK }}$ | 0.4 | - | - | $t_{\text {cyc }}$ |  | 1 |
| Input Transfer Clock Rising, Falling Time | ${ }^{\mathbf{t}}{ }^{\text {SCKr }}$, tsCKf | $\overline{\text { SCK }}$ | - | - | 80 | ns |  | 1 |
| Serial Output <br> Data Delay <br> Time | $t_{\text {DSO }}$ | SO | - | - | 600 | ns | Loading (note 2) | 1,2 |
| Serial Input <br> Data Setup Time | ${ }^{\text {tssi }}$ | SI | 200 | - | - | ns |  | 1 |
| Serial Input <br> Data Hold Time | $\mathrm{t}_{\mathrm{HSI}}$ | SI | 400 | - | - | ns |  | 1 |

Notes: 1. See figure 56.
2. See figure 57.
3. Transfer clock completion detect time is the period of high level after 8 pulses of transfer clock are inputted. SCI interrupt request flag is not set when the next transfer clock is input before transfer clock completion detect time has passed.

| Item | Symbol | Pins | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Transfer Clock Cycle Time | tscyc | $\overline{\text { SCK }}$ | 1 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | Loading (note 2) | 1,2 |
| Output Transfer Clock High, Low Level Width | tsckh $^{\text {, }}$ tsckl | $\overline{\text { SCK }}$ | 0.4 | - | - | $\mathrm{t}_{\text {scyc }}$ | Loading (note 2) | 1,2 |
| Output Transfer Clock Rising, Fa!ling Time | ${ }^{\text {tsCKr }}$, <br> tsckf | $\overline{\text { SCK }}$ | - | - | 40 | ns | Loading (note 2) | 1,2 |
| Input Transfer Clock Completion Detect Time | tscknd | $\overline{\text { SCK }}$ | 1 | - | - | $\mathrm{t}_{\text {cyc }}$ |  | 1,2,3 |
| Input Transfer Clock High, Low Level Width | tSCKH, tscKL | $\overline{\text { SCK }}$ | 0.4 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ |  | 1 |
| Input Transfer Clock Rising, Falling Time | tsckr, tsckf | $\overline{\text { SCK }}$ | - | - | 40 | ns |  | 1 |
| Serial Output Data Delay Time | toso | So | - | - | 300 | ns | Loading (note 2) | 1,2 |
| Serial Input Data Setup Time | ${ }^{\text {tss }}$ | SI | 100 | - | - | ns |  | 1 |
| Serial Input <br> Data Hold <br> Time | ${ }_{\text {thSI }}$ | SI | 200 | - | - | ns |  | 1 |

Notes: 1. See figure 56.
2. See figure 57.
3. Transfer clock completion detect time is the period of high level after 8 pulses of transfer clock are inputted. SCI interrupt request flag is not set when the next transfer clock is input before transfer clock completion detect time has passed.

## Electrical Characteristics

## HD4074709 Electrical Characteristics

## DC Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\right.$ to 5.5 V , GND $=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{a}}=-20$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol | Pins | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $V_{1 H}$ | $\begin{aligned} & \text { RESET, } \\ & \frac{\mathrm{SCK}, \mathrm{INT}_{0}}{-\mathrm{INT}_{3}} \end{aligned}$ | 0.8 V CC | - | $v_{C C}+0.3$ | V |  |  |
|  |  | SI | $0.7 \mathrm{~V}_{\mathrm{cc}}$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | $V_{c c}-0.5$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | $\mathrm{V}_{\mathrm{CC}}=3.5 \mathrm{~V}$ to 5.5 V |  |
|  |  |  | $V_{c c}-0.3$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |  |
| Input Low Voltage | VIL | $\begin{aligned} & \frac{\text { RESET, }}{\mathrm{SCK}^{\mathrm{SCN}}, \mathrm{INT}_{0}} \\ & -\mathrm{INT}_{3} \end{aligned}$ | - 0.3 | - | 0.2 VCC | V |  |  |
|  |  | SI | $-0.3$ | - | 0.3 V Cc | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | -0.3 | - | 0.5 | V | $\mathrm{V}_{C C}=3.5 \mathrm{~V}$ to 5.5 V |  |
|  |  |  | -0.3 | - | 0.3 | V |  |  |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\overline{\text { SCK }}$, SO, PWM,BUZZ | $\mathrm{V}_{\mathrm{CC}}-1.0$ | - | - | V | $\begin{aligned} & -\mathrm{I}_{\mathrm{OH}}=1.0 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=3.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}-0.5$ | - | - | V | $\begin{aligned} & -\mathrm{I}_{\mathrm{OH}}=0.5 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=3.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |
|  |  |  |  |  |  |  | $-\mathrm{I}_{\mathrm{OH}}=0.3 \mathrm{~mA}$ |  |
| Output Low Voltage | VoL | $\begin{aligned} & \overline{S C K}, \mathrm{SO}, \\ & \text { PWM,BUZZ } \end{aligned}$ | - | - | 0.4 | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=3.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |
|  |  |  |  |  |  |  | $\mathrm{l}_{\mathrm{OL}}=0.4 \mathrm{~mA}$ |  |


| Input/Output Leakage Current | $\|\mathrm{ILL}\|$ | RESET, <br> $\overline{\text { SCK }}$ INT $_{0}$ <br> $-\mathrm{INT}_{3}$ <br> SI,SO, <br> PWM,BUZZ <br> $\mathrm{OSC}_{1}$ | - | - | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Dissipation in Active Mode | ICC | $\mathrm{V}_{\mathrm{cc}}$ | - | - | 8.0 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{fosc}^{2}=4 \mathrm{MHz} \\ & \text { Divide-by-4 } \end{aligned}$ | 2,4 |
|  |  |  | - | - | 4.5 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}, \\ & \mathrm{f}_{\mathrm{osc}}=2 \mathrm{MHz} \\ & \text { Divide-by-4 } \end{aligned}$ | 2,4 |
| Power Dissipation in Standby Mode | $\mathrm{I}_{\text {SBY }}$ | V cc | - | - | 2.0 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \mathrm{fosc}^{2}=4 \mathrm{MHz} \\ & \text { Divide-by-4 } \end{aligned}$ | 3,4 |
|  |  |  | - | - | 1.0 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} \\ & \mathrm{fosc}=2 \mathrm{MHz} \end{aligned}$ Divide-by-4 | 3,4 |


| Item | Symbol | Pins | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Dissipation in Subactive Mode | $\mathrm{I}_{\text {sub }}$ | $V_{\text {cc }}$ | - | - | 150 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$, when using 32.768 kHz crystal, $V_{\mathrm{in}}(\overline{T E S T})=V_{C C}-$ <br> 0.3 V to $\mathrm{V}_{\mathrm{cc}}$, <br> $V_{\text {in }}($ RESET $)=0 V$ to 0.3 V |  |
| Power Dissipation in Watch Mode | $I_{\text {watch }}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | - | 15 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \text { when } \\ & u s i n g ~ 32.768 \mathrm{kHz} \\ & \text { crystal, } \\ & \text { Vinin } \left.^{(T E S T}\right)=\mathrm{v}_{\mathrm{CC}}- \\ & 0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}} \text {, } \\ & \mathrm{V}_{\text {in }}(\mathrm{RESET})=0 \mathrm{~V} \text { to } \\ & 0.3 \mathrm{~V} \end{aligned}$ |  |
| Power Dissipation in Stop Mode | $\mathrm{I}_{\text {stop }}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | - | 10 | $\mu \mathrm{A}$ | $V_{\text {in }}\left(\overline{T E S T}, R 9_{0}\right)=$ <br> $\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$, <br> $V_{\text {in }}($ RESET $)=0 \mathrm{~V}$ to <br> 0.3 V <br> not using <br> 32.768 kHz crystal |  |
| Watch Mode Retain Voltage | $V_{\text {watch }}$ | $\mathrm{V}_{\mathrm{CC}}$ | 3.5 | - | 5.5 | V | $\mathrm{V}_{C C}=3.5 \mathrm{~V}$ to 5.5 V |  |
|  |  |  | 3.0 | - | 5.5 | V |  |  |
| Stop Mode Retain Voltage | $V_{\text {stop }}$ | $\mathrm{V}_{\mathrm{cc}}$ | 2 | - | - | V | not using <br> 32.768 kHz crystal |  |

Notes: 1. Excluding Pull-up MOS current and output buffer current
2. The MCU is reset and input/output current does not flow.

Pin conditions: - RESET, TEST $\cdots \cdots \cdot V_{C C}$

- R4-R9…… $\mathrm{V}_{\mathrm{CC}}$
- $\mathrm{D}_{0}-\mathrm{D}_{15}, \mathrm{RO}-\mathrm{R} 3, \mathrm{RA} \cdots \cdots \mathrm{V}_{\text {disp }}$

3. The timer/counter is enabled and input/output current does not flow.

MCU Conditions: - I/O $\cdots \cdots$ same as at reset

- Serial interface $\cdots \cdots$ halt
- Standby mode

Pin conditions: - RESET.........GND

- TEST...... $\mathrm{V}_{\mathrm{cc}}$
- R4-R9…… $\mathrm{V}_{\mathrm{CC}}$
- $\mathrm{D}_{0}-\mathrm{D}_{15}, \mathrm{RO}-\mathrm{R} 3, \mathrm{RA} \cdots \cdots V_{\text {disp }}$

4. Power dissipation in MCU operation or in Standby mode is in proportion to fosc; each current value when $\mathrm{f}_{\mathrm{Sc}}=x[\mathrm{MHz}]$ is given by the following equation: Maximum value ( $\mathrm{fosc}=x[\mathrm{MHz}]$ ) $=x / 4 \times$ Max. value ( $\mathrm{fosc}=4[\mathrm{MHz}]$ )

## Input/Output Characteristics for Standard Pins

( $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 5.5 V , GND $=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{a}}=-20$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol | Pins | Min | Typ | Max | Unit | Test Condition | Note |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Input High <br> Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{R} 4-\mathrm{R9}$ | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | - | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |  |
| Input Low <br> Voltage | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{R} 4-\mathrm{R9}$ | -0.3 | - | $0.3 \mathrm{~V}_{\mathrm{CC}}$ | V |  |  |
| Output High <br> Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{R} 4-\mathrm{R} 8$ | $\mathrm{~V}_{\mathrm{CC}}-1.0$ | - | - | V | $-\mathrm{I}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ <br> $\mathrm{~V}_{\mathrm{CC}}=3.5 \mathrm{~V}$ to 5.5 V |  |

Note: 1. Output buffer current are excluded.

## Input/Output Characteristics for High Voltage Pins

$\left(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{a}}=-20$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol | Pins | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{15}, \mathrm{RA}, \\ & \mathrm{RO} \text { - } \mathrm{R} 3 \end{aligned}$ | 0.7 V CC | - | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |  |
| Input Low Voltage | VIL | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{15}, \mathrm{RA}, \\ & \mathrm{RO} \text { - } \mathrm{R} 3 \end{aligned}$ | $\mathrm{V}_{\mathrm{cc}}-40$ | - | 0.3 V CC | V |  |  |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{15}, \\ & \mathrm{RO} 0-\mathrm{R} 3 \end{aligned}$ | $\mathrm{V}_{C C}-3.0$ | - | - | v | $\begin{aligned} & -\mathrm{l}_{\mathrm{OH}}=15 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}-2.0$ | - | - | v | $\begin{aligned} & -\mathrm{l}_{\mathrm{OH}}=10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=4 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}-1.0$ | - | - | V | $-\mathrm{IOH}_{\text {O }}=4 \mathrm{~mA}$ |  |
| Output Low Voltage | VoL | $\begin{aligned} & D_{0}-D_{15}, \\ & \text { RO-R3 } \end{aligned}$ | - | - | $V_{C C}-37$ | V | $150 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{cc}}-40 \mathrm{~V}$ |  |
| Input/Output Leakage Current | \| ILI | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{15}, \mathrm{RA}, \\ & \mathrm{RO} 0-\mathrm{R} 3 \end{aligned}$ | - | - | 20 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {in }}=V_{C C}-40 V \text { to } \\ & V_{C C} \end{aligned}$ | 1 |

Note: 1. Output buffer current are excluded.

## AC Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{a}}=-20$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol | Pins | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillation <br> Frequency <br> Divide-by-4 | fosc | OSC $_{1}$, OSC $_{2}$ | 0.4 | 4 | 4.5 | MHz | $\mathrm{V}_{\mathrm{CC}}=3.5$ to 5.5 V | 7 |
|  |  |  | 1.6 | 4 | 4.5 | MHz |  |  |
|  |  |  | 0.4 | 2 | 2.25 | MHz |  | 7 |
|  |  |  | 1.6 | 2 | 2.25 | MHz |  |  |
| Oscillation <br> Frequency <br> (Divide-by-8) | fCL | $\mathrm{CL}_{1}, \mathrm{CL}_{2}$ | - | 32.768 | - | kHz |  |  |
| Instruction Cycle Time | $\mathrm{t}_{\text {cyc }}$ |  | 0.89 | 1 | 10 | $\mu \mathrm{s}$ | $\mathrm{V}_{C C}=3.5$ to 5.5 V | 7 |
|  |  |  | 0.89 | 1 | 2.5 | $\mu \mathrm{S}$ |  |  |
|  |  |  | 1.78 | 2 | 10 | $\mu \mathrm{s}$ |  | 7 |
|  |  |  | 1.78 | 2 | 2.5 | $\mu \mathrm{s}$ |  |  |
| Instruction Cycle Time | ${ }^{\text {t Subcyc }}$ |  | - | 244.14 | - | $\mu \mathrm{S}$ |  |  |
|  | $\mathrm{t}_{\mathrm{RC}}$ | OSC $_{1}, \mathrm{OSC}_{2}$ | - | - | 40 | ms | $\mathrm{V}_{\mathrm{CC}}=3.5$ to 5.5 V | 1 |
| Stabilization (Crystal) |  |  | - | - | 60 | ms |  | 1 |
| Oscillation <br> Stabilization (Ceramic Filter) | $\mathrm{t}_{\mathrm{RC}}$ | $\mathrm{oSC}_{1}, \mathrm{OSC}_{2}$ | - | - | 20 | ms | $\mathrm{V}_{\mathrm{CC}}=3.5$ to 5.5 V | 1 |
|  |  |  | - | - | 60 | ms |  | 1 |
| Oscillation <br> Stabilization | $\mathrm{t}_{\mathrm{RC}}$ | $\mathrm{CL}_{1}, \mathrm{CL}_{2}$ | - | - | 2 | s |  | 2 |
| External | $\begin{aligned} & \mathrm{t}_{\mathrm{CPH}}, \\ & \mathrm{t}_{\mathrm{CPL}} \end{aligned}$ | $\mathrm{OSC}_{1}$ | 92 | - | - | ns | $\mathrm{V}_{\mathrm{CC}}=3.5$ to 5.5 V | 3 |
| Clock High, Low Level Width |  |  | 203 | - | - | ns |  | 3 |
| External | ${ }_{\text {t }}^{\text {cPr }}$, | $\mathrm{OSC}_{1}$ | - | $-$ | 20 | ns | $\mathrm{V}_{\mathrm{CC}}=3.5$ to 5.5 V | 3 |
| Clock Rising, Falling Time |  |  | - | - | 20 | ns |  | 3 |
| $\overline{\mathrm{INT}}_{0}$ High, Low Level Width | $\begin{aligned} & t_{\mathrm{IOH}} \\ & t_{\mathrm{IOL}} \end{aligned}$ | $\overline{\mathrm{INT}}_{0}$ | 2 | - | - | $\mathrm{t}_{\mathrm{cyc}} /$ tsubcyo |  | 4,6 |
| $\overline{\mathrm{INT}}_{1}$ High, Low Level Width | $\begin{aligned} & t_{11 \mathrm{H}}, \\ & t_{11 \mathrm{~L}} \end{aligned}$ | $\overline{\mathrm{INT}}_{1}-\overline{\mathrm{INT}}_{3}$ | 2 | - | - | $\mathrm{t}_{\text {cyc }}$ |  | 4 |
| RESET High Level Width | $\mathrm{t}_{\text {RSTH }}$ | RESET | 2 | - | - | $\mathrm{t}_{\text {cyc }}$ |  | 5 |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ | Except R90 | - | - | 30 | pF | $f=1 \mathrm{MHz}, V_{\text {in }}=0 \mathrm{~V}$ |  |
|  |  | R90 | - | - | 180 | pF | $\mathrm{f}=1 \mathrm{MHz}, V_{\text {in }}=0 \mathrm{~V}$ |  |
| RESET <br> Falling Time | $t_{\text {RSTf }}$ | RESET | - | - | 20 | ms |  | 5 |

Notes: 1. Oscillation stabilization time is the time until the oscillator stabilizes after $\mathrm{V}_{\mathrm{cc}}$ reaches 3.0V ( 3.5 V , in case of $\mathrm{V}_{\mathrm{cc}}=3.5 \mathrm{~V}-5.5 \mathrm{~V}$ ) after Power on, or after RESET goes high. RESET must be kept high for at least $t_{R C}$ to obtain oscillation time.
Oscillation stabilization time depends on the crystal or ceramic filter's circuit constant and stray capacitance. In employing the resonator, please consult with the engineers of the crystal or ceramic filter marker to determine the circuit parameter.


Xtal: Under the equivalent circuit
$R_{f}: 1 \mathrm{M} \Omega \pm 20 \%$
$\mathrm{C}_{1}: 10 \mathrm{pF} \pm 20 \%$
$\mathrm{C}_{2}: 10 \mathrm{pF} \pm 20 \%$


Ceramic Filter: CSA4.00MG (MURATA)
$R_{f}: 1 \mathrm{M} \Omega \pm 20 \%$
$\mathrm{C}_{1}: 30 \mathrm{pF} \pm 20 \%$
$\mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%$

$\mathrm{C}_{0}=7 \mathrm{pF}$ max
$R_{S}=100 \Omega$ max
$\mathrm{f}=1.0-4.5 \mathrm{MHz}$
2. Oscillation stabilization time is the time until the oscillator stabilizes after $\mathrm{V}_{\mathrm{cc}}$ reaches 3.0 V after power on.
Oscillation stabilization time depends on the crystal circuit constant and stray capacitance. In employing the resonator, please consult with the engineers of the crystal maker to determine the circuit parameter.


Xtal: MX38T (Nihon denpa kogyo)
Right the equivalent circuit
$\mathrm{C}_{1}: 15 \mathrm{pF} \pm 5 \%$
$\mathrm{C}_{2}$ : $15 \mathrm{pF} \pm 5 \%$

$$
\begin{aligned}
& \mathrm{C}_{0}=1.5 \mathrm{pF} \text { typ } \\
& \mathrm{R}_{\mathrm{S}}=14 \mathrm{k} \Omega \operatorname{typ} \\
& \mathrm{f}=32.768 \mathrm{kHz}
\end{aligned}
$$

3. See figure 53.
4. See figure 54. Unit $\mathrm{t}_{\mathrm{cyc}}$ is applied when MCU is Standby or Active mode.
5. See figure 55.
6. See figure 54. Unit tsubcyc is applied when MCU is in Watch or Sub-Active mode.
$\mathrm{t}_{\text {subcyc }}=\mathbf{2 4 4 . 1 4 \mu \mathrm { s } \text { (When using } 3 2 . 7 6 8 \mathrm { kHz } \text { crystal oscillator) } ) ~ ( 1 ) ~}$
7. Apply the data in parenthesis when subsystem oscillator is not used.

## Serial Interface Timing Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {disp }}=\mathrm{V}_{\mathrm{CC}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{a}}=-20$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol | Pins | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Transfer Clock Cycle Time | ${ }_{\text {tscyc }}$ | $\overline{\text { SCK }}$ | 1 | - | - | $\mathrm{t}_{\text {cyc }}$ | Loading (note 2) | 1,2 |
| Output Transfer Clock High, Low Level Width | tscki, <br> tscki | $\overline{\text { SCK }}$ | 0.4 | - | - | $t_{\text {scyc }}$ | Loading (note 2) | 1,2 |
| Output Transfer Clock Rising, Falling Time | $\begin{aligned} & \mathrm{t}_{\mathrm{SCK}}, \\ & \mathrm{t}_{\mathrm{SCKf}} \end{aligned}$ | $\overline{\text { SCK }}$ | - | - | 80 | ns | Loading (note 2) | 1,2 |
| Input Transfer Clock Completion Detect Time | ${ }_{\text {tSckid }}$ | $\overline{\text { SCK }}$ | 1 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ |  | 1,2,3 |
| Input Transfer Clock High, Low Level Width | tsCKH, tsckl | $\overline{\text { SCK }}$ | 0.4 | - | - | $\mathrm{t}_{\text {cyc }}$ |  | 1 |
| Input Transfer Clock Rising, Falling Time | ${ }^{\text {tsCKr }}$, <br> tsckf | $\overline{\text { SCK }}$ | - | - | 80 | ns |  | 1 |
| Serial Output Data Delay Time | $t_{\text {DSO }}$ | So | - | - | 600 | ns | Loading (note 2) | 1,2 |
| Serial Input Data Setup Time | ${ }_{\text {tssi }}$ | SI | 200 | - | - | ns |  | 1 |
| Serial Input <br> Data Hold <br> Time | ${ }^{\text {thSI }}$ | SI | 400 | - | - | ns |  | 1 |

Notes: 1. See figure 56.
2. See figure 57.
3. Transfer clock completion detect time is the period of high level after 8 pulses of transfer clock are inputted. SCI interrupt request flag is not set when the next transfer clock is input before transfer clock completion detect time has passed.

| Item | Symbol | Pins | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Transfer Clock Cycle Time | ${ }_{\text {tscyc }}$ | $\overline{\text { SCK }}$ | 1 | - | - | $\mathrm{t}_{\text {cyc }}$ | Loading (note 2) | 1,2 |
| Output Transfer Clock High, Low Level Width | tsckh, <br> tsCKL | $\overline{\text { SCK }}$ | 0.4 | - | - | $\mathrm{t}_{\text {scyc }}$ | Loading (note 2) | 1,2 |
| Output Transfer Clock Rising, Falling Time | $\begin{aligned} & \mathrm{tsCKr}^{\prime}, \\ & \mathrm{t}_{\mathrm{SCKf}} \end{aligned}$ | $\overline{\text { SCK }}$ | - | - | 40 | ns | Loading (note 2) | 1,2 |
| Input Transfer <br> Clock Completion <br> Detect Time | tscknd | $\overline{\mathrm{SCK}}$ | 1 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ |  | 1,2,3 |
| Input Transfer Clock High, Low Level Width | tSCKH, tsCKL | $\overline{\text { SCK }}$ | 0.4 | - | - | $\mathrm{t}_{\text {cyc }}$ |  | 1 |
| Input Transfer Clock Rising, Falling Time | $\begin{aligned} & \text { tsCKr, } \\ & \text { tsCKf } \end{aligned}$ | $\overline{\text { SCK }}$ | - | - | 40 | ns |  | 1 |
| Serial Output Data Delay Time | ${ }^{\text {t }}$ SO | so | - | - | 300 | ns | Loading (note 2) | 1,2 |
| Serial Input Data Setup Time | ${ }_{\text {tss }}$ | SI | 100 | - | - | ns |  | 1 |
| Serial Input <br> Data Hold <br> Time | $\mathrm{t}_{\mathrm{HSI}}$ | SI | 200 | - | - | ns |  | 1 |

Notes: 1. See figure 55.
2. See figure 56.
3. Transfer clock completion detect time is the period of high level after 8 pulses of transfer clock are inputted. SCI interrupt request flag is not set when the next transfer clock is input before transfer clock completion detect time has passed.


Figure 53. Oscillation Stabilization Time


Figure 54. Interrupt Timing


Figure 55. Reset Timing


* $\mathrm{V}_{\mathrm{cc}}-2.0 \mathrm{~V}$ and 0.8 V are applied when transfer clock is output. $0.8 \mathrm{~V}_{\mathrm{cc}}$ and $0.2 \mathrm{~V}_{\mathrm{cc}}$ are applied when transfer clock is input.

Figure 56. Serial Interface Timing


Figure 57. Timing Load Circuit

## HD404708/HD404709 <br> Option List

* Please enter check marks in $\square$, for example $\quad \mathrm{a}, \mathrm{x}$ or $\vee$.

| Order date |  |
| :--- | :--- |
| Company name |  |
| Department |  |
| Name |  |
| ROM code |  |
| LSI type HD40470 |  |



Check I/O option you select.
B: with pull-up MOS
C: without pull-up MOS
D: without pull-down MOS E: with pull-down MOS
(1) ROM size
(2) Package type
(3) Optional Function

| $\square 32 \mathrm{kHz}$ CPU operation |
| :--- |
| $\square$ no 32 kHz CPU operation |


| $\square$ HD404708 | $\square$ DP-64S |
| :--- | :--- |
| $\square$ HD404709 | $\square$ FP-64B | | $\square 32 \mathrm{kHz} \mathrm{CPU}$ operation |
| :--- |
| $\square$ no 32kHz CPU operation |

(4) ZTAT compatibility

| $\square$ I/O circuit compatibility with the HD4074709 |
| :--- |
| $\square$ No I/O circuit compatibility with the HD4074709 |

(Note) ZTAT comapatibility is enabled only when all pins use C or D type circuit. In this case do not check the list item (6) and (7).
(6) I/O option (I/O options masked by VIIII are not available)
(5) ROM media

| $\square$ EPROM: emulator type |
| :--- |
| $\square$ HD4074709 |

## $\square \mathrm{I} / \mathrm{O}$ circuit compatibility with the HD4074709

No I/O circuit compatibility with the HD4074709
(7) $R A_{1} / V_{\text {disp }}$
$\square R A_{1}$ : without pull-down MOS (D) $\square V_{\text {disp }}$

Note: $\quad R A_{1} / V_{\text {disp }}$ has to be selected as $V_{\text {disp }}$ pin exept the case that all high voltage pins are option D.
(1) $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ oscillator

| $\square$ Ceramic filter | $\mathrm{f}=$ | MHz |
| :--- | :--- | :--- |
| $\square$ Crystal | $\mathrm{f}=$ | MHz |
| $\square$ External clock | $\mathrm{f}=$ | MHz |

(2) $\mathrm{CL}_{1}$ and $\mathrm{CL}_{2}$ oscillator

| $\square$ Not used | - |
| :--- | :---: |
| $\square$ Crystal | $\mathrm{f}=32.768 \mathrm{kHz}$ |

# HD404808/HD4074808/ HD40L4808/HD407L4808 

## Description

The MCU is a 4-bit single chip HMCS400 series microcomputer providing high progrom productivity. It incorporates large size memory, LCD driver/controller, voltage comparator, and 32 kHz watch oscillator circuit.
The HD4074808/HD407L4808, incorporating PROM, is a ZTAT microcomputer which can dramatically shorten system development period and smoothly proceed from debugging to mass production.

## Features

- 8192 words of 10 -bit ROM
- 1184 digits of 4-bit RAM
- 30 I/O pins:
-Including 10 high-current output pins.
-CMOS I/O pin circuit configuration
-Input/output pull-up MOS can be selected by software
- 16-digit LCD driver
- Three timers/counters
- Clock synchronous 8-bit serial interface
- Six interrupt sources
-External: 2
-Internal: 4
- Subroutine stack
-Up to 16 levels including interrupts
- Instruction cycle time:
$-1 \mu \mathrm{~S}$ (fosc $=4 \mathrm{MHz}$ for HD404808/ HD4074808)
$-5 \mu \mathrm{~s}$ (fosc $=800 \mathrm{kHz}$ for HD40L4808/ HD407L4808)
- Four low power dissipation modes Standby mode
-Stop mode
-Watch mode
-Subactive mode (Functional Option)
- Internal oscillator:
-Crystal or ceramic filter
-External clock is available
- Voltage comparator (2 channels)
- Operation modes:
-MCU mode
-PROM mode (HD4074808/HD407L4808)
- Package
-80-pin flat plastic package (FP-80B)
(FP-80A)


## Program Development Support Tools

- Cross assembler and simulator software for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PC
- Programming socket adapter for programming the EPROM-on-chip device


## Type of Products

Mask ROM type

| Part No. | Clock Freq. (MHz) | Package |
| :---: | :---: | :---: |
| HD404808FS | 4 | FP-80B |
| HD404808H |  | FP-80A |
| HD40L4808FS | 0.8 | FP-80B |
| HD40L4808H |  | FP-80A |

ZTAT type

| Part No. | Clock Freq. (MHz) | Package |
| :---: | :---: | :---: |
| HD4074808FS | 4 | FP-80B |
| HD4074808H |  | FP-80A |
| HD407L4808FS | 0.8 | FP-80B |
| HD407L4808H |  | FP-80A |

## Pin Arrangement



## Block Diagram



| Pin Function |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin No. <br> FP-80B | FP-80A | Pin Name | 1/0 | Pin No. FP-80B | FP-80A | Pin Name | 1/0 |
| 1 | 79 | $\mathrm{D}_{2}$ | 1/0 | 41 | 39 | SEG9 | 0 |
| 2 | 80 | $\mathrm{D}_{3}$ | 1/0 | 42 | 40 | SEG10 | 0 |
| 3 | 1 | $\mathrm{D}_{4}$ | 1/0 | 43 | 41 | SEG11 | 0 |
| 4 | 2 | $\mathrm{D}_{5}$ | 1/0 | 44 | 42 | SEG12 | 0 |
| 5 | 3 | $\mathrm{D}_{6}$ | 1/0 | 45 | 43 | SEG13 | 0 |
| 6 | 4 | $\mathrm{D}_{7}$ | 1/0 | 46 | 44 | SEG14 | - |
| 7 | 5 | $\mathrm{D}_{8}$ | 1/0 | 47 | 45 | SEG15 | 0 |
| 8 | 6 | D9 | 1/0 | 48 | 46 | SEG16 | 0 |
| 9 | 7 | $\mathrm{D}_{10}$ | 1 | 49 | 47 | SEG17 | 0 |
| 10 | 8 | $\mathrm{D}_{11} / \mathrm{VC}_{\text {ref }}$ | 1 | 50 | 48 | SEG18 | 0 |
| 11 | 9 | $\mathrm{D}_{12} / \mathrm{COMPO}$ | 1 | 51 | 49 | SEG19 | 0 |
| 12 | 10 | $\mathrm{D}_{13} / \mathrm{COMP1}$ | 1 | 52 | 50 | SEG20 | 0 |
| 13 | 11 | TEST | 1 | 53 | 51 | SEG21 | 0 |
| 14 | 12 | $\times 1$ | 1 | 54 | 52 | SEG22 | 0 |
| 15 | 13 | X2 | 0 | 55 | 53 | SEG23 | 0 |
| 16 | 14 | GND |  | 56 | 54 | SEG24 | 0 |
| 17 | 15 | $\mathrm{RO}_{0} / \overline{\text { SCK }}$ | 1/0 | 57 | 55 | SEG25 | 0 |
| 18 | 16 | $\mathrm{RO}_{1} / \mathrm{SI}$ | 1/0 | 58 | 56 | SEG26 | O |
| 19 | 17 | $\mathrm{RO}_{2} / \mathrm{SO}$ | 1/0 | 59 | 57 | SEG27 | 0 |
| 20 | 18 | $\mathrm{RO}_{3}$ | 1/0 | 60 | 58 | SEG28 | 0 |
| 21 | 19 | R 10 | 1/0 | 61 | 59 | SEG29 | 0 |
| 22 | 20 | R11 | 1/0 | 62 | 60 | SEG30 | O |
| 23 | 21 | R12 | 1/0 | 63 | 61 | SEG31 | 0 |
| 24 | 22 | $\mathrm{R}_{1}{ }_{3}$ | 1/0 | 64 | 62 | SEG32 | 0 |
| 25 | 23 | R20 | 1/0 | 65 | 63 | COM1 | 0 |
| 26 | 24 | R21 | 1/0 | 66 | 64 | COM2 | 0 |
| 27 | 25 | R22 | 1/0 | 67 | 65 | COM3 | 0 |
| 28 | 26 | R 23 | 1/O | 68 | 66 | COM4 | 0 |
| 29 | 27 | R30 | 1/0 | 69 | 67 | $\mathrm{V}_{1}$ |  |
| 30 | 28 | R3 ${ }_{1}$ TIMO | 1/0 | 70 | 68 | $\mathrm{V}_{2}$ |  |
| 31 | 29 | $\mathrm{R}_{2} / \overline{\mathrm{NT}_{0}}$ | 1/0 | 71 | 69 | $V_{3}$ |  |
| 32 | 30 | $\mathrm{R3}_{3} / /{\overline{\mathrm{NT}}{ }_{1}}^{1}$ | 1/0 | 72 | 70 | NUMO |  |
| 33 | 31 | SEG1 | 0 | 73 | 71 | NUMO |  |
| 34 | 32 | SEG2 | 0 | 74 | 72 | NUMG |  |
| 35 | 33 | SEG3 | 0 | 75 | 73 | V cc |  |
| 36 | 34 | SEG4 | 0 | 76 | 74 | $\mathrm{OSC}_{1}$ | 1 |
| 37 | 35 | SEG5 | 0 | 77 | 75 | $\mathrm{OSC}_{2}$ | 0 |
| 38 | 36 | SEG6 | 0 | 78 | 76 | RESET | , |
| 39 | 37 | SEG7 | 0 | 79 | 77 | Do | 1/0 |
| 40 | 38 | SEG8 | 0 | 80 | 78 | $\mathrm{D}_{1}$ | 1/0 |

Note: 1/O: Input pin Output pin, I: Input pin, O: Output pin, NUMO: Open, NUMG: GND

## Pin Description

## GND, Vcc (Power)

GND and $V_{C C}$ are the power supply pins for the MCU. Connect the GND to the ground (0 V ) and apply the $\mathrm{V}_{\mathrm{CC}}$ power supply voltage to $\mathrm{V}_{\mathrm{Cc}}$.

## TEST

TEST is for test purposes only. Connect it to VCc.

## RESET

RESET resets the MCU. Refer to Reset section for details.

## OSC $_{1}, \quad$ OSC $_{2}$ (Oscillator Connections)

$\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ are input pins for the internal oscillator circuit. They can be connected to a crystal resonator, ceramic filter resonator, or external oscillator circuits. Refer to Internal Oscillator for details.

## X1, X2

X 1 and X 2 are the watch oscillator 32 kHz crystal terminals.

## Port D ( $\mathrm{D}_{0}-\mathrm{D}_{13}$ )

Port D consists of 14 1-bit I/O ports. $\mathrm{D}_{0}-\mathrm{D}_{9}$ are $I / O$ ports and $D_{10}-D_{13}$ are input ports. $D_{0}-D_{9}$ are high current output ports ( 15 mA max). $\mathrm{D}_{11}-\mathrm{D}_{13}$ are also available as voltage comparators. Refer to Input/Output for details.

## Port R (R0-R3)

Ports RO-R3 are 4-bit I/O ports. $\mathrm{RO}_{0}, \mathrm{RO}_{1}, \mathrm{RO}_{2}$, $R 3_{1}, R 3_{2}$, and $R 3_{3}$ are multiplexed with $\overline{\mathrm{SCK}}$, SI, SO, TIMO, $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}$, respectively.

## $\overline{\text { INT }}_{0}, \overline{\text { INT }}_{1}$ (Interrupts)

$\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ are external interrupts for the MCU. $\overline{\mathrm{INT}}_{1}$ can be used as an external event input pin for timer B. $\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ are multiplexed with $R 3_{2}$ and $R 3_{3}$ respectively. For details, see Interrupt section.

SCK, SI, SO
The transfer clock I/O pin ( $\overline{\mathrm{SCK}}$ ), serial data input pin (SI), and serial data output pin (SO) are used for serial interface. SCK, SI, and SO are multiplexed with $R 0_{0}, R O_{1}$, and $R O_{2}$, respectively. For details, see Serial Interface section.

## TIMO

TIMO is a variable duty-cycle pulse waveform output pin. See Timer C section for details.
$\mathbf{V}_{\mathbf{1}}, \mathbf{V}_{\mathbf{2}}, \mathbf{V}_{\mathbf{3}}$
$V_{1}-V_{3}$ are power supply pins for the LCD driver. As LCD driving resistors are provided internally, no line should be connected to these pins. The voltage on each pin is $\mathrm{V}_{\mathrm{CC}} \geqq$ $V_{1} \geqq V_{2} \geqq V_{3} \geqq G N D$. See Liquid Crystal Display section for details.

## COM1 to COM4

These are common signal output pins for LCD display. See Liquid Crystal Display section for details.

## SEG1 to SEG32

These are segment signals output pins for LCD display. See Liquid Crystal Display section for details.

## NUMG

NUMG is not a user pin. Connect to GND.

## NUMO

NUMO is not a user pin. Do not connect to any lines.

COMPO, COMP1, VC ${ }_{\text {ref }}$
COMPO, COMP1 are analog inputs for the voltage comparator. $\mathrm{VC}_{\text {ref }}$ is used as a reference voltage pin to input the threshold voltage of the analog input pin.

## Functional Description

## ROM Memory Map

The MCU includes 8,192 words $\times 10$ bits of ROM. ROM is described in the following paragraphs and the ROM memory map (figure 1).

Vector Address Area ( $\mathbf{\$ 0 0 0 0}$ to $\mathbf{\$ 0 0 0 F}$ ): Locations $\$ 0000$ through $\$ 000 \mathrm{~F}$ are reserved for JMPL instructions to branch to the starting address of the initialization program and of the interrupt service programs. After reset or interrupt routine is serviced, the program is executed from the vector address.

Zero-Page Subroutine Area (\$0000 to \$003F): Locations \$0000 through \$003F are reserved for subroutines. Program sequence branches to subroutine by CAL instruction.

Pattern Area ( $\mathbf{\$ 0 0 0 0}$ to \$0FFF): Locations \$0000 through \$0FFF are reserved for ROM data. P instructions allow the MCU to refer to the ROM data as a pattern.

Program Area ( $\mathbf{\$ 0 0 0 0}$ to $\mathbf{\$ 1 F F}$ ): Locations from $\$ 0000$ to $\$ 1 \mathrm{FFF}$ can be used for program code.

## RAM Memory Map

The MCU includes 1184 digits of 4-bit RAM as the data and stack area. In addition to these areas, interrupt control bits and special function registers are mapped on the RAM memory space. RAM memory map (figure 2) is described in the following paragraphs.

Interrupt Control Bit Area ( $\mathbf{\$ 0 0 0}$ to $\mathbf{\$ 0 0 3 \text { ): }}$ The interrupt control bit area (figure 3) is used for interrupt controls. It is accessible only by a RAM bit manipulation instruction. However, the interrupt request flag cannot be set by software. The RSP bit is used only to reset the stack pointer.

Special Function Registers Area ( $\mathbf{\$ 0 0 4}$ to S01F, \$024 to \$03F): The special function registers are the mode or data registers for
the serial interface, timer/counter, LCD, and the data control registers for the I/O ports. These registers are classified into three types: write-only, read-only, and read/write as shown in figure 2.

SEM/REM, SEMD/REMD instructions are available to the LCD control register (LCR).

Other registers cannot be accessed by RAM bit manipulation instructions.

Register Flag Area (\$020-\$023): Locations $\$ 020$ through $\$ 023$ consist of the LSON and WDON flags which are bit registers accessible by RAM bit manipulation instruction. Note that WDON flag can only be set and SEM/SEMD instruction is available for this.

LCD Data Area ( $\mathbf{\$ 0 5 0 - \$ 0 6 F}$ ): Locations $\$ 050$ to $\$ 06 \mathrm{~F}$ store the LCD data which is automatically transmitted to segment as a display data. LCD is illuminated with 1 and faded with 0 . This area can be used as a data area.

Data Area ( $\mathbf{\$ 0 4 0}$ to $\mathbf{\$ 2 C F}$, $\mathbf{\$ 1 0 0}$ to $\mathbf{~ S 2 C F ; ~}$ Bank 1): 16 digits of $\$ 040$ through $\$ 04 \mathrm{~F}$ are called memory registers (MR) and are accessible by LAMR and XMRA instructions (figure 4). 464 digits of $\$ 100$ through $\$ 2 C F$ is select the bank of location depending on the value of $V$ register.

Stack Area (\$3C0 to S3FF): Locations \$3C0 through $\$ 3 \mathrm{FF}$ are reserved for LIFO stacks to save the contents of the program counter (PC), status (ST), and carry (CA) when subroutine call (CAL-instruction, CALL-instruction) and interrupts are serviced. This area can be used as a 16 nesting level stack in which one level requires 4 digits. Figure 4 shows the save condition. The program counter is restored by RTN and RTNI instructions. Status and carry are restored only by RTNI instruction. This area, when not used for a stack, is available as a data area.


Figure 1. ROM Memory Map


Figure 2. RAM Memory Map

## HD404808/HD4074808/HD40L4808/HD407L4808



| bit 3 | bit 2 | bit 1 |  |
| :---: | :---: | :---: | :---: | :---: |
| Not Used | Not Used | (Watch Dog on Flag) | (Low Speed on Flag) |
| Reserved |  |  |  |
|  |  |  |  |

SEM/SEMD instruction is available for WDON flag (can be reset only by MCU reset).
Figure 3. Configuration of Interrupt Control Bit Area and Register Flag Area

| Memory Registers |  |  |
| :---: | :---: | :---: |
| 64 | MR(0) | \$040 |
| 65 | MR(1) | \$041 |
| 66 | MR(2) | 42 |
| 67 | MR(3) | \$043 |
| 68 | MR(4) | 4 |
| 69 | MR(5) | 45 |
| 70 | MR(6) | 46 |
| 71 | MR(7) | \$047 |
| 72 | MR(8) | 48 |
| 73 | MR(9) | \$049 |
| 74 | MR(10) |  |
| 75 | MR(11) |  |
| 76 | MR(12) |  |
| 77 | MR(13) | D |
| 78 | MR(14) | 04E |
| 79 | MR(15) | \$04F |



Figure 4. Configuration of Memory Register, Stack Area and Stack Position

## Registers and Flags

The MCU provides ten registers and two flags for the CPU operations. They are illustrated in figure 5 and described in the following paragraphs.

Accumulator (A), Register B (B): The accumulator and register $B$ are 4 -bit registers which hold the results of the arithmetic logic unit (ALU), and exchange data between memories, I/O pins, and other registers.

Register $V$ (V): Register V, available for RAM address expansion, selects the bank of location $\$ 100-\$ 2 \mathrm{CF}$ on the RAM address ( 464 digits) depending on its value. Therefore, when you access location $\$ 100-\$ 2 \mathrm{CF}$ on the RAM address, specify the value of register V ( $\mathrm{V}=\$ 0$; Bank $0, \mathrm{~V}=\$ 1$; Bank 1). You can access location $\$ 000-\$ 0 \mathrm{FF}$ and $\$ 300-\$ 3 \mathrm{FF}$ independently of register V's value. Register V is located in $\$ 03 \mathrm{~F}$ of the RAM address area.

Register W (W), Register X (X), Register $\mathbf{Y}$ (Y): Register W is a 2-bit, and registers X and $Y$ are 4 -bit registers which address RAM indirectly. Register $Y$ is also available for addressing port $D$.

Register SPX (SPX), Register SPY (SPY): Registers SPX and SPY are 4-bit registers available for assisting registers $X$ and $Y$, respectively.

Carry (CA): The carry holds the ALU overflow generated by an arithmetic operation. It is also affected by SEC, REC, ROTL, and ROTR instructions. During interrupt servicing, the carry is pushed onto the stack and restored back from the stack by RTNI instruction. (It is unaffected by RTN instructions.)

Status (ST): The status holds the ALU overflow, ALU non-zero, and the results of bit test instructions for the arithmetic or compare instructions. The status is a branch condition of the BR, BRL, CAL, or CALL instructions. The value of the status remains unchanged until an instruction which affects the next status is executed. The status becomes 1 after the BR, BRL, CAL, or CALL instruction whether it is executed or skipped. During interrupt servicing, the status is pushed onto the stack and restored back from the stack by RTNI instruction, not by RTN instruction.

Program Counter (PC): The program counter is a 14 -bit binary counter for holding the ROM address.

Stack Pointer (SP): The stack pointer is a 10bit register to indicate the next stacking area up to 16 levels. The stack pointer is initialized to $\$ 3 F F$ on the RAM address at the MCU reset. It is decremented by 4 as data is pushed onto the stack, and incremented by 4 as data is restored back from the stack. The stack pointer is initialized to $\$ 3 F F$ either by MCU reset or the RSP bit reset by REM/REMD instruction.


B
Register B


Register V


Register W

$3 \quad 0$ SPX
30

SPY
Register SPY


Figure 5. Registers and Flags

## Interrupt

Six interrupt sources are available on the MCU: external requests ( $\overline{\mathrm{INT}}_{0}, \mathrm{INT}_{1}$ ), timer/ counter (timers A, B, C), and serial interface (serial). For each source, an interrupt request flag (IF), interrupt mask (IM), and interrupt vector addresses are provided to control and maintain the interrupt request. The interrupt enable flag (IE) is also used to control interrupt operations.

Interrupt Control Bits and Interrupt Service: The interrupt control bits are mapped on $\$ 000$ through $\$ 003$ of the RAM space. They are accessible by RAM bit manipulation instructions. (The interrupt
request flag (IF) cannot be set by software.) The interrupt enable flag (IE) and IF are cleared to 0 , and the interrupt mask (IM) is set to 1 at initialization by MCU reset.

Figure 6 is a block diagram of the interrupt control circuit. Table 1 shows the interrupt priority and vector addresses, and table 2 shows the interrupt conditions corresponding to each interrupt source.

The interrupt request is generated when the IF is set to 1 and IM is 0 . If the IE is 1 at this time, the interrupt will be activated and vector addresses will be generated from the priority PLA corresponding to the interrupt sources.


Figure 6. Interrupt Control Circuit Block Diagram

Figure 7 shows the interrupt service sequence, and figure 8 shows the interrupt service flowchart. If an interrupt is requested, the instruction being executed finishes in the first cycle. The IE is reset in the second cycle. In the second and third cycles, the carry, status, and program counter are pushed onto the stack. In the third cycle, the instruction is executed after jumping to the vector address.

In each vector address, program a JMPL instruction to branch to the starting address of the interrupt service program. The IF, which caused the interrupt service, must be reset by software in the interrupt service program.

Interrupt Enable Flag (I/E: \$000 bit 0): The interrupt enable flag enables/disables interrupt requests (table 3). It is reset by
interrupt servicing and set by the RTNI instruction.

External Interrupts ( $\overline{\text { INT }}_{0}, \overline{\text { INT }}_{1}$ ): The external interrupt request inputs ( $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}$ ) can be selected by the port mode register (PMRA: \$004).

The external interrupt request flags (IF0, IF1) are set at the falling edge of $\mathrm{INT}_{0}$ and $\mathrm{INT}_{1}$ inputs (table 4).

The $\overline{\mathrm{INT}}_{1}$ input can be used as a clock signal input to timer B. Then, timer B counts up at each falling edge of the $\overline{\mathrm{INT}}_{1}$ input. When using $\overline{\mathrm{INT}}_{1}$ as timer B external event input, external interrupt mask (IM1) has to be set so that the interrupt request by $\overline{\mathrm{INT}}_{1}$ will not be accepted (table 5).

Table 1. Vector Addresses and Interrupt Priority

| Reset, Interrupt | Priority | Vector addresses |
| :--- | :--- | :--- |
| RESET | - | $\$ 0000$ |
| $\overline{\mathrm{INT}} \mathrm{O}$ | 1 | $\$ 0002$ |
| $\overline{\mathrm{INT}}_{1}$ | 2 | $\$ 0004$ |
| Timer A | 3 | $\$ 0006$ |
| Timer B | 4 | $\$ 0008$ |
| Timer C | 5 | $\$ 000 \mathrm{~A}$ |
| SERIAL | 6 | $\$ 000 \mathrm{C}$ |

Table 2. Conditions of Interrupt Service

|  | Interrupt Source |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Interrupt Control Bit | $\overline{\text { INT}} \mathbf{0}$ | $\overline{\text { INT }}_{\mathbf{1}}$ | Timer A | Timer B | Timer C | SERIAL |
| I/E | 1 | 1 | 1 | 1 | 1 | 1 |
| IFO $\cdot \overline{\mathrm{IMO}}$ | 1 | 0 | 0 | 0 | 0 | 0 |
| IF1 $\cdot \overline{\mathrm{IM1}}$ | $*$ | 1 | 0 | 0 | 0 | 0 |
| IFTA $\cdot \overline{\mathrm{IMTA}}$ | $*$ | $*$ | 1 | 0 | 0 | 0 |
| IFTB $\cdot \overline{\mathrm{IMTB}}$ | $*$ | $*$ | $*$ | 1 | 0 | 0 |
| IFTC $\cdot \overline{\mathrm{IMTC}}$ | $*$ | $*$ | $*$ | $*$ | 1 | 0 |
| IFS $\cdot \overline{\mathrm{IMS}}$ | $*$ | $*$ | $*$ | $*$ | $*$ | 1 |

[^11]
## HITACHI

To detect the edge of $\overline{\mathrm{INT}}_{0}$ or $\overline{\mathrm{INT}}_{1}$, it must need more than two instruction cycle times level ( $2 \mathrm{t}_{\mathrm{cyc}} / 2 \mathrm{t}_{\text {SUBcyc }}$ ).

External Interrupt Request Flags (IFO: \$000 bit 2, IF1: \$001 bit 0): The external interrupt request flags (IF0, IF1) are set at the falling edge of the $\mathrm{INT}_{0}$, and $\mathrm{INT}_{1}$ inputs, respectively (table 4).

External Interrupt Masks (IMO: \$000 bit 3, IM1: \$001 bit 1): The external interrupt masks mask the external interrupt requests (table 5).

Timer A Interrupt Request Flag (IFTA: $\$ 001$ bit 2): The timer $A$ interrupt request flag is set by the overflow output of timer A (table 6).

Timer A Interrupt Mask (IMTA: \$001 bit 3): Timer $A$ interrupt mask prevents an interrupt request from being generated by timer A interrupt request flag (table 7).

Timer B Interrupt Request Flag (IFTB: $\$ 002$ bit 0): The timer $B$ interrupt request flag is set by the overflow output of timer B
(table 8).
Timer B Interrupt Mask (IMTB: \$002 bit 1): The timer B interrupt mask prevents an interrupt request from being generated by timer B interrupt request flag (table 9).

Timer C Interrupt Request Flag (IFTC: \$002 bit 2): The timer C interrupt request flag is set by the overflow output of timer C (table 10).

Timer C Interrupt Mask (IMTC: \$002 bit 3): The timer C interrupt mask prevents the interrupt from being generated by timer C interrupt request flag (table 11).

Serial Interrupt Request Flag (IFS: \$003 bit 0): The serial interrupt request flag will be set when the octal counter counts eight transfer clock signals, or when data transfer is discontinued by resetting the octal counter (table 12).

Serial Interrupt Mask (IMS: \$003 bit 1): The serial interrupt mask masks the interrupt request (table 13).


Figure 7. Interrupt Servicing Sequence

| Table 3. | Interrupt Enable Flag |
| :--- | :--- |
| Interrupt Enable Flag <br> (I/E) | Interrupt Enable/Disable |
| 0 | Disable |
| 1 | Enable |

Table 4. External Interrupt Request
External Interrupt Request Flags

| (IFO, IF1) | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Table 5. External Interrupt Mask
External Interrupt Masks

| (IMO, IM1) | Interrupt Request |
| :--- | :--- |
| 0 | Enable |
| 1 | Disable (masks) |


| Table 6. Timer A | Interrupt |
| :--- | :--- | :--- |
| Flag |  | Request

Table 7. Timer A Interrupt Mask Timer A Interrupt Mask

| (IMTA) | Interrupt Request |
| :--- | :--- |
| 0 | Enable |
| 1 | Disable (Mask) |


| Table 8.Timer <br> Flag | B | Interrupt |
| :--- | :--- | :--- | Request

Table 9. Timer B Interrupt Mask Timer B Interrupt Mask

| (IMTB) | Interrupt Request |
| :--- | :--- |
| 0 | Enable |
| $\mathbf{1}$ | Disable (Mask) |

Table 10. $\begin{aligned} & \text { Timer } \\ & \text { Flag }\end{aligned}$ Interrupt Request

| Timer C Interrupt <br> Request Flag (IFTC) | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Table 11. Timer C Interrupt Mask

| Timer C Interrupt <br> Mask (IMTC) | Interrupt Request |
| :--- | :--- |
| 0 | Enable |
| 1 | Disable (mask) |


| Table 12. Serial Interrupt Request Flag <br> Serial Interrupt <br> Request Flag (IFS) | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |


| Table 13. Serial Interrupt Mask <br> Serial Interrupt <br> Mask (IMS) | Interrupt Request |
| :--- | :--- |
| 0 | Enable |
| 1 | Disable (Mask) |



Figure 8. Interrupt Servicing Flowchart

## Serial Interface

The serial interface transmits/receives 8-bit data in serial. It consists of the serial data register, the serial mode register, the port mode register $A$, the octal counter, and the multiplexer (figure 9). Pin $\mathrm{RO}_{0} / \overline{\mathrm{SCK}}$ and the transfer clock signal are controlled by the serial mode register. The data of the serial data register can be written in or read out by software. The data in the serial data register can be shifted synchronously with the transfer clock signal.

The STS instruction starts serial interface operations and resets the octal counter to $\$ 0$. The octal counter starts to count at the falling edge of the transfer clock ( $\overline{\mathrm{SCK}}$ ) signal and increments by one at the rising edge of the $\overline{\mathrm{SCK}}$. When the octal counter is reset to $\$ 0$ after eight transfer clock signals, or when a transmit/receive operation is discontinued by resetting the octal counter, the serial interrupt request flag will be set.

Serial Mode Register (SMR: \$005): The 4bit write-only serial mode register controls the $R 0_{0} / \overline{S C K}$, prescaler divide ratio, and transfer clock source (table 14).

The write signal to the serial mode register controls the internal state of the serial interface.

The write signal to the serial mode register stops the serial data register and octal counter from applying the transfer clock, and it also resets the octal counter to $\$ 0$ simultaneously. Therefore, when the serial interface is in the transfer state, the write signal causes the serial mode register to cease the data transfer and to set the serial interrupt request flag.

Data of the serial mode register will be changed at the second instruction after write instruction to the serial mode register. Therefore, it is required to execute the STS instruction after the data in the serial mode register has been changed completely. The serial mode register will be reset to $\$ 0$ by MCU reset.

Serial Data Register (SRL: \$006, SRU: \$007): The 8-bit read/write serial data register consists of low-order digits (SRL: \$006) and high-order digits (SRU: \$007).

The data in the serial data register will be


Figure 9. Serial Interface Block Diagram

## HITACHI

output from the $S O$ pin LSB first synchronously with the falling edge of the transfer clock signal. At the same time, external data will be input from the SI pin to the serial data register synchronously with the rising edge of the transfer clock. Figure 11 shows the I/O timing chart for the transfer clock signal and the data.

The read/write operations of the serial data register should be performed after the completion of data transmit/receive. Otherwise the data may not be guaranteed.

## Selection and Change of the Operation

 Mode: Table 15 shows the serial interface operation modes which are determined by a combination of the value in the port mode register and that in the serial mode register.Initialize the serial interface by the write signal to the serial mode register in order to change the operation mode of the serial interface.

Operating State of Serial Interface: The serial interface has three operating states: the STS waiting state, SCK waiting state, and transfer state (figure 12).

The STS waiting state is the initialization state of the serial interface internal state. The serial interface enters this state in one of two ways: either by changing the operation mode through a change in the data in the port mode register, or by writing data into the serial mode register. In this state, the serial interface does not operate even if the transfer clock is applied. If an STS instruction is executed then, the serial interface shifts to

Table 14. Serial Mode Register

| SMR3 | $\mathbf{R 0 _ { 0 }} / \overline{\mathbf{S C K}}$ |
| :--- | :--- |
| 0 | Used as $\mathrm{RO}_{0}$ port input/output pin |
| 1 | Used as $\overline{\mathrm{SCK}}$ input/output pin |

Transfer Clock

| SMR2 | SMR1 | SMRO | Transfer Clock |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | R00 $/ \overline{\text { SCK Port }}$ | Clock Source | Prescaler Divide Ratio |  | System Clock Divide Ratio |  |
| 0 | 0 | 0 | $\overline{\text { SCK }}$ <br> Output | Prescaler | $\div$ | 2048 | $\div$ | 4096 |
| 0 | 0 | 1 | $\overline{\text { SCK }}$ <br> Output | Prescaler | $\div$ | 512 | $\div$ | 1024 |
| 0 | 1 | 0 | $\overline{\text { SCK }}$ <br> Output | Prescaler | $\div$ | 128 | $\div$ | 256. |
| 0 | 1 | 1 | $\overline{\text { SCK }}$ <br> Output | Prescaler | $\div$ | 32 | $\div$ | 64 |
| 1 | 0 | 0 | $\overline{\text { SCK }}$ <br> Qutput | Prescaler | $\div$ | 8 | $\div$ | 16 |
| 1 | 0 | 1 | SCK <br> Output | Prescaler | $\div$ | 2 | $\div$ | 4 |
| 1 | 1 | 0 | $\overline{S C K}$ <br> Output | System Clock |  |  | $\div$ | 1 |
| 1 | 1 | 1 | SCK Input | External Clock |  |  |  |  |

## SCK waiting state.

In this state, the falling edge of the first transfer clock causes the serial interface shift to transfer state, while the octal counter counts-up and the serial data register shifts simultaneously. As an exception, if the clock continuous output mode is selected, the serial interface stays in SCK waiting state while the transfer clock outputs continuously. The octal counter becomes 000 again by 8 external transfer clocks or by execution of STS
instruction, so that the serial interface returns to SCK waiting state, and the serial interrupt request flag is set simultaneously. In transfer state the octal counter becomes 000 by 8 internal transfer clock, so that the serial interface enters STS instruction waiting state, and the serial interrupt request flag is set simultaneously.

When the internal transfer clock is selected, the transfer clock output is triggered by the execution of an STS instruction, and stops

Table 15. $\begin{aligned} & \text { Serial } \\ & \text { Mode }\end{aligned}$ Interface Operation

| SMR3 | PMRA1 PMRAO | Serial Interface <br> Operating Mode |  |
| :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | Clock Continuous <br> Output Mode |
| 1 | 0 | 1 | Transmit Mode |
| 1 | 1 | 0 | Receive Mode |
| 1 | 1 | 1 | Transmit/Receive <br> Mode |



Figure 10. Configurations and the Functions of the Mode Registers


Figure 11. Serial Interface I/O Timing Chart
after 8 clocks.
Program the SMR again to initialize the internal state of the serial interface when the PMRA is programmed in the transfer state or in the SCK waiting state. Then the serial interface goes into the STS waiting state.

Example of Transfer Clock Error Detection: The serial interface malfunctions when the transfer clock is disturbed by external
noises. In this case, transfer clock error can be detected by the procedure shown in figure 13.

If more than 8 transfer clocks are applied in the SCK waiting state, the state of the serial interface shifts in the following sequence: first, transfer state, second, SCK waiting state, and third, transfer state again. The serial interrupt request flag should be reset before entering into the STS waiting state by


Figure 12. Serial Interface Operation State


Figure 13. Example of Transfer Clock Error Detection
writing data to SMR. This procedure causes the serial interface request flag to be set again.

## Timer

The MCU provides prescalers S and B (Each prescaler has the different input clock source individually), and 3 timers/counters (timers $\mathrm{A}, \mathrm{B}$, and C ). Figures 14,15 show their diagrams.

Prescaler S: The input to the prescaler $S$ is a system clock signal. The prescaler is initialized to $\$ 000$ by MCU reset, and it starts to count up the system clock signal as soon as RESET input goes to logic 0 . The prescaler keeps counting up except by MCU reset and in the stop and watch mode. The prescaler provides input clock signals of timers A-C and the transfer clock of the serial interface. They can be selected by the timer mode registers A (TMA), B (TMB), C (TMC), and the serial mode register (SMR), respectively.

Prescaler W: The input to the prescaler $W$ is a clock which divides X1 input clock into 8. The output of the prescaler W is available as an input clock for timer A by controlling the timer mode register (TMA).

Timer A Operation: After timer A is initialized to $\$ 00$ by MCU reset, it counts up at every clock input signal. When the next clock signal is applied after timer A is counted up
to $\$ F F$, timer $A$ is set to $\$ 00$ again, and generating overflow output. This leads to setting timer A interrupt request flag (IFTA: $\$ 001$, bit 2) to 1 . Therefore, timer A can function as an interval timer periodically generating overflow output at every 256th clock signal input.

To use timer $A$ as a watch time base, set TMA3 to 1. The timer counter receives prescaler W output, and timer A generates interrupts with an accurate timing (reference clock $=32 \mathrm{kHz}$ crystal oscillator). When you use timer A as a watch time base, prescaler W and timer counter can be initialized to $\$ 0$ by setting timer mode register $A$.

The clock input signals to timer A are selected by the timer mode register A (TMA: $\$ 008)$.

Timer B Operation: The timer mode register B (TMB: \$009) selects the auto-reload function, input clock source, and the prescaler divide ratio for timer $B$. When the external event input is used as an input clock signal to timer B, select $\mathrm{R}_{3} / \mathrm{INT}_{1}$ as $\mathrm{INT}_{1}$ by the port mode register (PMR: \$004) control to prevent an external interrupt request from occurring.

Timer B is initialized according to the data written into the timer load register by software. Timer B counts up at every clock input signal. When the next clock signal is applied


Figure 14. Timer A Block Diagram
to timer B after it is set to $\$ F F$, it will generate an overflow output. In this case, if the autoreload function is selected timer $B$ is initialized according to the value of the timer load
register. If it is not selected, timer B goes to $\$ 00$. The timer B interrupt request flag (IFTB: $\$ 002$, bit 0 ) will be set at this overflow output.


Figure 15. Timer B/Timer C Block Diagram

Timer C Operation: The timer mode register C (TMC: \$OOD) selects the auto-reload function, and the prescaler divide ratio for timer C.

Timer $C$ is initialized according to the data written into the timer load register by software. Timer C counts up at every clock input signal. When the next clock signal is applied to timer C after it is set to \$FF, it will generate an overflow output. In this case, if the autoreload function is selected, timer $\mathbf{C}$ is initialized according to the value of the timer load register. If it is not selected, timer $C$ goes to $\$ 00$. The timer C interrupt request flag (IFTC: $\$ 002$, bit 2) will be set at this overflow output.

Timer C is also available as a watch dog timer for detecting a program out of sequence. An MCU reset occurs when the watch dog on flag (WDON) is 1 and the counter overflow output is generated by the program going out of sequence. During timer $C$ is stopped, the watchdog timer function is also stopped. In the standby mode, the function is enabled.

Timer C provides a variable duty-cycle pulse output function (PWMO). The output waveform differs depending on the contents of the timer mode register and the timer load register $C$ (figure 16). When you select pulse output function, set $\mathrm{R} 3_{1} /$ TIMO to TIMO by controlling the port mode register $B$.

During timer C is stopped, this function is also stopped.

Timer Mode Register A (TMA: \$008): The timer mode register $A$ is a 4-bit write only register which controls the timer A operation as table 16 shows. The timer mode register $A$ is initialized to $\$ 0$ at MCU reset.

Timer Mode Register B (TMB: \$009): The timer mode register $B$ (TMB) is a 4 -bit writeonly register which selects the auto-reload function, the prescaler divide ratio, and the source of the clock input signal, as shown in table 17. The timer mode register $B$ is initialized to $\$ 0$ by MCU reset.

The data of timer B changes at the second instruction cycle of write instruction. Initialization of timer $B$ by writing data into the timer load register should be performed after the contents of TMB are changed.

Timer Mode Register C (TMC: SOOD): The timer mode register $C$ is a 4-bit write only register which selects the auto-reload function, input clock source, and prescaler divide ratio as table 18 shows. The timer mode register $C$ is initialized to $\$ 0$ at MCU reset.

The contents of the timer mode register $C$ can be changed at the second instruction cycle of write instruction. Therefore, it is required to initialize the timer $C$ after the contents of the


Figure 16. Variable Duty-Cycle Pulse Output Waveform

Table 16. Timer Mode Register A

| TMA3 | TMA2 | TMA1 | TMAO | Source prescaler, input clock cycle, operation mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | PSS, $2048 \mathrm{t}_{\mathrm{cyc}}$ | Timer A mode |
|  |  |  | 1 | PSS, $1024 \mathrm{t}_{\text {cyc }}$ |  |
|  |  | 1 | 0 | PSS, $512 \mathrm{t}_{\text {cyc }}$ |  |
|  |  |  | 1 | PSS, $128 \mathrm{t}_{\mathrm{cyc}}$ |  |
|  | 1 | 0 | 0 | PSS, $32 \mathrm{t}_{\text {cyc }}$ |  |
|  |  |  | 1 | PSS, $8 \mathrm{t}_{\mathrm{cyc}}$ |  |
|  |  | 1 | 0 | PSS, $4 \mathrm{t}_{\mathrm{cyc}}$ |  |
|  |  |  | 1 | PSS, $2 \mathrm{t}_{\mathrm{cyc}}$ |  |
| 1 | 0 | 0 | 0 | PSW, 32 tsubcyc | Time base mode |
|  |  |  | 1 | PSW, 16 tsubcyc |  |
|  |  | 1 | 0 | PSW, 8 tsubcyc |  |
|  |  |  | 1 | PSW, 2 tsubcyc |  |
|  | 1 | 0 | 0 | PSW, TCA reset |  |
|  |  |  | 1 |  |  |
|  |  | 1 | 0 |  |  |
|  |  |  | 1 |  |  |

Notes: 1. $\mathrm{t}_{\text {subcyc }}=244.14 \mu \mathrm{~s}$ (when 32.768 kHz crystal oscillation is used)
2. Timer counter overflow output cycle(s) $=$ Input clock cycle(s) $\times 256$
3. LCD enters into halt mode when PSW/TCA reset is selected during LCD display (Power switch off). To display LCD contnuously, PSW/TCA reset time must be minimized by programming.
timer mode register $C$ has been changed completely.

Timer B (TCBL: \$00A, TCBU: \$00B, TLRL: SOOA, TLRU: \$OOB): Timer B consists of an 8bit write-only timer load register, and an 8-bit read-only timer/event counter. Each of them has low-order digits (TCBL: \$00A, TLRL: \$00A) and high-order digits (TCBU: \$00B, TLRU: \$00B). (Refer to figure 15.)

The timer/event counter can be initialized by writing data into the timer load register. In this case, write the low-order digits first, and then the high-order digits. The timer/event counter is initialized when the high-order digit is written. The timer load register is
initialized to $\$ 00$ by the MCU reset.
The counter value of timer B can be obtained by reading the timer/event counter. In this case, read the high-order digits first, and then the low-order digits. The count value of the low-order digit is obtained when the highorder digit is read.

Timer C (TCCL: \$00E, TCCU: \$00F, TCRL: \$00E, TCRU: \$00F): Timer C consists of the 8 -bit write-only timer load register and the 8 -bit read-only timer/counter. These individually consist of low-order digits (TCCL: \$00E, TCRL: \$00E) and high-order digits (TCCU: \$00F, TCRU: \$00F). The operation mode of timer $C$ is the same as that of timer $B$.

Table 17. Timer Mode Register B

| TMB3 | Auto-reload Function |
| :--- | :--- |
| 0 | No |
| 1 | Yes |


| TMB2 TMB1 | TMBO | Prescaler Divide Ratio, <br> Clock Input Source |  |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | $\div$ | 2048 |
| 0 | 0 | 1 | $\div$ | 512 |
| 0 | 1 | 0 | $\div$ | 128 |
| 0 | 1 | 1 | $\div$ | 32 |
| 1 | 0 | 0 | $\div$ | 8 |
| 1 | 0 | 1 | $\div$ | 4 |
| 1 | 1 | 0 | $\div$ | 2 |
| 1 | 1 | 1 | $\overline{\mathrm{NT}}_{1}$ | (External Event Input) |

Table 18. Timer Mode Register C

| TMC3 | Auto-reload Function |
| :--- | :--- |
| 0 | No |
| 1 | Yes |


| TMC2 TMC1 TMCO | Prescaler Divide Ratio, <br> Clock Input Source |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | $\div$ | 2048 |
| 0 | 0 | 1 | $\div$ | 1024 |
| 0 | 1 | 0 | $\div$ | 512 |
| 0 | 1 | 1 | $\div$ | 128 |
| 1 | 0 | 0 | $\div$ | 32 |
| 1 | 0 | 1 | $\div$ | 8 |
| 1 | 1 | 0 | $\div$ | 4 |
| 1 | 1 | 1 | $\div$ | 2 |

## Input/Output

The MCU provides 26 I/O pins and 4 input only pins including 10 high current pins ( 15 mA max). 26 I/O pins contain pull-up MOS controllable by program. When each I/O is
used as an input, the data control register (DCR) controls the output buffer. Table 19 shows I/O pin circuit types.

The configuration of I/O buffers are shown in figure 19.

Table 19. I/O Pin Circuit Type

| 1/0 pins | Circuit | Applicable pins |
| :---: | :---: | :---: |
| I/O common pins (with pull-up MOS) |  | $\begin{aligned} & \mathrm{DO}_{0}-\mathrm{D}_{9} \\ & \mathrm{RO} \mathrm{O}_{0}-\mathrm{RO} \\ & \mathrm{R} \mathrm{O}_{3}-\mathrm{R} 1_{3} \\ & \mathrm{R} 2_{0}-\mathrm{R} 2_{3} \\ & \mathrm{R} 3_{0}-\mathrm{R} 3_{3} \end{aligned}$ |
|  |  | $\overline{\text { SCK }}$ |
| Output pins (with pull-up MOS) |  | $\begin{aligned} & \text { SO } \\ & \text { TIMO } \end{aligned}$ |
| Input pins | (1) $\mathrm{DO} \longrightarrow$ | $\begin{aligned} & \frac{\mathrm{INT}_{0}}{\mathrm{INT}_{1}} \\ & \mathrm{SI} \end{aligned}$ |
|  |  | $\begin{aligned} & D_{10} \\ & D_{11} / \text { VCref } \end{aligned}$ |
|  |  | $\mathrm{D}_{12} / \mathrm{COMPO}$ $\mathrm{D}_{13} /$ COMP1 Multiplexed with analog inputs |

Note: Refer to table 20, Note 3 for $\mathrm{RO}_{2} / \mathrm{SO}$.

Port D: Port D is consisted of 10 1-bit I/O ports and 4 input ports. Ports $\mathrm{D}_{0}-\mathrm{D}_{9}$ are high current I/O ports ( 15 mA max). The sum of the current for all ports is up to 100 mA . Port D can be set/reset by SED/RED and SEDD/REDD instructions, and can be tested by TD/TDD instructions. An output data is stored in the port data register. ON/OFF of the output buffer for port D can be controlled by the data control register for port D (DCRB, DCRC, DCRD). The DCR is located on the memory address area. Pins $D_{10}-D_{13}$ are input only pins.

Two operation modes are available for pins $\mathrm{D}_{12}$ and $\mathrm{D}_{13}$ : digital input mode and analog input mode. The operation modes can be selected by the port mode register $B$ (PM RB; bits 1, 0). In the digital input mode, these pins can be used as input with the same characteristics as other I/O pins. In the analog input mode, users can read the result of the comparison between the reference voltage as an input data. The reference voltage is input through $\mathrm{D}_{11} /$ VCref.

Port R: Port R, consisting of 4 4-bit I/O ports, can receive/transmit data by LAR/LRA and LBR/LRB instructions. An output data is stored in data register (PDR) of each pin.

ON/OFF of the output buffer for port R can be controlled by the data control registers for port R (DCRO-DCR3).

The DCR is located on memory address area.
Pins $\mathrm{RO}_{0}, \mathrm{RO}_{1}, \mathrm{RO}_{2}$ are multiplexed with $\overline{\mathrm{SCK}}$, $\mathrm{SI}, \mathrm{SO}$, respectively.

Pins $\mathrm{R3}_{1}, \mathrm{R}_{2}, \mathrm{R}_{3}$ are multiplexed with TIMO, $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}$, respectively. Refer to figure 18.

Controlling the Pull-Up MOS: All I/O ports, except for pins $D_{10}-D_{13}$, contain pull-up MOS which can be controlled by program.

Bit 3 of the port mode register B (PMRB3) controls activation of all pull-up MOS simultaneously. Pull-up MOS is controlled by the port data register (PDR) of each pin. Therefore, each bit of pull-up MOS can be individually on and off. Refer to table 20.

Unused I/O Pins: If unused pins are left floating, the LSI may malfunction because of noise. The I/O pins should be fixed as follows to prevent this; pull-up with $\mathrm{V}_{\mathrm{CC}}$ through internal pull-up MOS, or pull-up with $\mathrm{V}_{\mathrm{CC}}$ through a $100 \mathrm{k} \Omega$ approx resistor.


Figure 17. Configuration of $D_{12}, D_{13}$

SMR (Serial Mode Reg.) ADR $=\$ 005$


PMRA (Port Mode Reg. A) ADR $=\$ 004$


| SMR | Port <br> Select |
| :---: | :---: |
| bit 3 | $\mathrm{RO}_{0}$ |
| 0 | $\overline{\text { SCK }}$ |
| 1 |  |


| PMRA | Port Select | PMRA | Port Select | PMRA | Port Select | PMRA | Port Select |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit 3 |  | bit 2 |  | bit 1 |  | bit 0 |  |
| 0 | R33 | 0 | R3 ${ }_{2}$ | 0 | $\mathrm{RO}_{1}$ | 0 | $\mathrm{RO}_{2}$ |
| 1 | $\overline{\mathrm{INT}}_{1}$ | 1 | $\overline{\mathrm{INT}}_{0}$ | 1 | SI | 1 | So |


| PMRB | Pull up MOS ON/OFF | PMRB | Port Select | PMRB. | Port Select | PMRB | Port Select |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit 3 |  | bit 2 |  | bit 1 |  | bit 0 |  |
| 0 | OFF | 0 | R31 | 0 | $\mathrm{D}_{13}$ | 0 | $\mathrm{D}_{12}$ |
| 1 | ON | 1 | timo | 1 | COMP1 | 1 | COMPO |

Figure 18. I/O Select Mode Register

Table 20. Input/Output by Program Control

| PRMB; bit 3 | 0 | 1 | 1 |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| DCR | 0 |  | 1 |  | 0 |  | 1 |  |
| PDR | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| PMOS (A) | Off | Off | Off | On | Off | Off | Off | On |
| NMOS (B) | Off | Off | On | Off | Off | Off | On | Off |
| Pull-up MOS | Off | Off | Off | Off | Off | On | Off | On |

Notes: 1. Combine the values of the above mode registers (PMRB3, DCR, PDR) to select input/output for PMOS (A), NMOS (B), and the pull-up MOS individually.
The DCR and the PDR control each pin. And the PMRB3 controls ON/OFF of all pull-ups.
2. The second bit of the miscellaneous register (MIS2) controls $\mathrm{RO}_{2} / \mathrm{SO}$. When MIS2 is 1 , PMOS (A) is off.

| MIS2 | $\mathrm{RO}_{2} / \mathrm{SO}$ <br> $\mathrm{PMOS}(\mathrm{A})$ |
| :--- | :--- |
| 0 | On |
| 1 | Off |

3. Each bit of DCR corresponds to each port as follows:

| DCR | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: |
| DCR 0 | $\mathrm{RO}_{3}$ | $\mathrm{RO}_{2}$ | RO1 | $\mathrm{RO} \mathrm{O}_{0}$ |
| DCR 1 | R13 | $\mathrm{R} 1_{2}$ | R1 ${ }_{1}$ | R 10 |
| DCR 2 | R23 | R2 ${ }_{2}$ | R21 | $\mathrm{R} 2{ }_{2}$ |
| DCR 3 | R33 | R32 | R31 | R30 |
| DCR B | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| DCR C | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ |
| DCR D | - | - | $\mathrm{D}_{9}$ | $\mathrm{D}_{8}$ |



Figure 19. Configuration of the Input/Output Buffer

## Reset

Bringing the RESET pin high resets the MCU. At power-on, or when cancelling stop mode for oscillator, apply the RESET input for at least $t_{R C}$ for the oscillator to stabilize. In all
other cases, at least two instruction cycles of RESET input are required for the MCU reset.

Table 21 shows the parts initialized by MCU reset, and each status.

Table 21. Initial Value After MCU Reset

| Items |  | Initial value by MCU reset$\$ 0000$ | Contents <br> Execute program from the top of the ROM address |
| :---: | :---: | :---: | :---: |
| Program Counter | (PC) |  |  |
| Status | (ST) | 1 | Enable to branch with conditional branch instructions |
| Stack Pointer | (SP) | \$3FF | Stack level is 0 |
| Register V (Bank | Register) (V) | 0 | Bank 0 (Memory) |
| Interrupt | Interrupt Enable Flag (I/E) | 0 | Inhibit all interrupts |
| Flag/Mask | Interrupt Request Flag (IF) | 0 | No interrupt request |
|  | Interrupt Mask (IM) | 1 | Masks interrupt request |
| 1/0 | Port Data Register (PDR) | All bits are 1 | Enable to transmit high |
|  | Data Control Register (DCR) | All bits are 0 | Output buffer is off (high impedance) |
|  | Port Mode Register A (PMRA) | 0000 | See port mode register A |
|  | Port Mode Register B (PMRB) | 0000 | See port mode register B |
| Timer/Counter | Timer Mode Register A (TMA) | 0000 | See timer mode register $A$ |
| Serial Interface | Timer Mode Register B (TMB) | 0000 | See timer mode register B |
|  | Timer Mode Register C (TMC) | 0000 | See timer mode register C |
|  | Serial Mode Register (SMR) | 0000 | See serial mode register |
|  | Prescaler S | \$000 |  |
|  | Prescaler W | \$00 |  |
|  | Timer Counter A (TCA) | \$00 |  |
|  | Timer Counter B (TCB) | \$00 |  |
|  | Timer Counter C (TCC) | \$00 |  |
|  | Timer Load Register B (TLR) | \$00 |  |
|  | Timer Load Register C (TCR) | \$00 |  |
|  | Octal Counter | 000 |  |

Table 21. Initial Value After MCU Reset (Cont)

|  |  | Initial value <br> by MCU reset | Contents |
| :--- | :--- | :--- | :--- |
| LCD | LCD Control Register (LCR) | 000 | See LCD control register |
|  | LCD Mode Register (LMR) | 0000 | See LCD duty/clock control |
| Bit Register | Low Speed On Flag (LSON) | 0 | See low power dissipation mode |
|  | Watch Dog Timer ON Flag (WDON) | 0 | See timer C |
| Miscellaneous Register | (MIS) | 000 | See miscellaneous register |


| Item |  | After recovering from STOP mode by MCU reset | After MCU reset except for the left condition |
| :---: | :---: | :---: | :---: |
| Carry | (CA) | The contents of the items before MCU reset are not retained. It is necessary to initialize them by software. | The contents of the items before MCU reset are not retained. It is necessary to initialize them by software. |
| Accumulator | (A) |  |  |
| Register B | (B) |  |  |
| Register W | (W) |  |  |
| Registers X/SPX | (X/SPX) |  |  |
| Registers Y/SPY | (Y/SPY) |  |  |
| Serial Data Register | (SR) |  |  |
| RAM |  | The contents of RAM before MCU reset (just before STOP instruction) are retained. | Same as above |

## Internal Oscillator Circuit

Figure 20 gives an internal oscillator circuit diagram. Ceramic filter can be connected to
$\mathrm{OSC}_{1}-\mathrm{OSC}_{2} .32 .768 \mathrm{kHz}$ crystal oscillator can be connected to X1, X2. External clock operation is available for the system oscillator.


Figure 20. Internal Oscillator Circuit


Figure 21. Layout of Crystal and Ceramic Filter

Table 22. Examples of Oscillator Circuit

|  | Circuit Configuration | Circuit Constants |
| :---: | :---: | :---: |
| External clock operation |  |  |
|  |  | HD404808, HD4074808 <br> Ceramic filter: CSA4.00MG <br> (Murata) $\begin{aligned} & R_{f}=1 \mathrm{M} \Omega \pm 20 \% \\ & C_{1}=C_{2}=30 \mathrm{pF} \pm 20 \% \end{aligned}$ |
| Ceramic filter oscillator | $\begin{aligned} & \frac{\pi}{\pi N D} \mathrm{C}_{2} \end{aligned}$ | HD40L4808, HD407L4808 <br> Ceramic filter: CSB400P <br> (Murata) $\begin{aligned} & \mathrm{R}_{\mathrm{f}}=1 \mathrm{M} \Omega \pm 20 \% \\ & \mathrm{C}_{1}=\mathrm{C}_{2}=220 \mathrm{pF} \pm 5 \% \end{aligned}$ <br> Ceramic filter: CSB800J <br> (Murata) $\begin{aligned} & \mathrm{R}_{\mathrm{f}}=1 \mathrm{M} \Omega \pm 20 \% \\ & \mathrm{C}_{1}=\mathrm{C}_{2}=220 \mathrm{pF} \pm 5 \% \end{aligned}$ |
| Crystal oscillator |  | HD404808, HD4074808 <br> $\mathrm{C}_{1}: 10 \sim 22 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 10 \sim 22 \mathrm{pF} \pm 20 \%$ <br> $R_{f}: 1 M \Omega \pm 20 \%$ <br> $\mathrm{C}_{0}: 7 \mathrm{pF}$ max <br> $\mathrm{R}_{\mathrm{s}}: 100 \Omega$ max $\mathrm{f}=1.0-4.2 \mathrm{MHz}$ |


|  | Circuit Configuration | Circuit Constants |
| :---: | :---: | :---: |
| Crystal oscillator |  | Crystal: $\mathbf{3 2 . 7 6 8} \mathrm{kHz}$ : MX38T (Nippon Denpa Kogyo) $\begin{aligned} & \mathrm{C}_{1}=6 \mathrm{pF} \pm 20 \% \\ & \mathrm{C}_{2}=20 \mathrm{pF} \pm 20 \% \\ & \mathrm{R}_{\mathrm{s}}=14 \mathrm{k} \Omega \\ & \mathrm{C}_{0}=1.5 \mathrm{pF} \end{aligned}$ |

Notes: 1. On the crystal and ceramic filter resonator, the above circuit parameters are the one recommended by crystal or ceramic filter maker. The circuit parameters are changed by crystal, ceramic filter resonator and the floated capacitance in designing the board. In employing the resonator, please consult with the engineers of crystal or ceramic filter maker to determine the circuit parameter.
2. Wiring among $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}(\mathrm{X} 1, \mathrm{X} 2)$ and elements should be as short as possible, and never cross other wiring. Refer to figure 21.
3. When 32.768 kHz crystal oscillator is not used, pin X 1 must be fixed to $\mathrm{V}_{\mathrm{cc}}$ and pin X 2 must be open.

## Liquid Crystal Display (LCD)

The MCU contains 4 common signal pins, the controller, and the driver. The controller and the driver drive 32 segment signal pins. The controller consists of display data RAM, the LCD control register (LCR), and the duty/ clock control register (LMR) (figure 22). 4 duty cycles and LCD clocks are available by pro-
gram control. And the MCU contains the dual port RAM. Thus displayed data can be transferred to segment signal pins automatically without program control. When you select 32 kHz oscillation clock as an LCD clock source, the system allows the LCD display even in the watch mode in which the system clock halts.


Figure 22. LCD Driver Configuration

LCD Data Area and Segment Data ( $\mathbf{\$ 0 5 0 -}$ S06F): Figure 23 shows the configuration of LCD RAM area. Each bit of this area, corresponding to 4 types of duty cycles can be transmitted to segment as a display data by programming the area corresponding to the duty cycle.

LCD Control Register (LCR: \$013): The LCD control register is a 3-bit write only register which controls the blanking of the LCD, activation of the power switch and the display in the watch mode/subactive mode (table 23).

- Blank/Display

Blank: Segment signal is faded irrespective of the LCD RAM data.
Display: LCD RAM data is transmitted as a
segment signal.

- Power Switch ON/OFF

OFF: Power switch is off.
ON : Power switch is on, and $\mathrm{V}_{1}$ is $\mathrm{V}_{\mathrm{cc}}$.

- Watch Mode/Subactive Mode Display OFF: In the watch mode/subactive mode, all common/segment pins are fixed to GND. And power switch is off.
ON: In the watch mode/subactive mode, LCD RAM data is transmitted as a segment signal.


## LCD Duty Cycle/Clock Control Register

(LMR: \$014): The LCD duty cycle/clock control register is a write only register which specifies 4 display duty cycles and reference clock for LCD (table 24).

|  | bit 3 | bit 2 | bit 1 | bit 0 |  | 96 | bit 3 | bit 2 | bit 1 | bit 0 | \$060 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 80 | SEG 1 | SEG 1 | SEG 1 | SEG 1 |  |  | SEG 17 | SEG 17 | SEG 17 | SEG 17 |  |
| 81 | SEG 2 | SEG 2 | SEG 2 | SEG 2 | $\$ 050$ | 97 | SEG 18 | SEG 18 | SEG 18 | SEG 18 | \$061 |
| 82 | SEG 3 | SEG 3 | SEG 3 | SEG 3 | \$052 | 98 | SEG 19 | SEG 19 | SEG 19 | SEG 19 | \$062 |
| 83 | SEG 4 | SEG 4 | SEG 4 | SEG 4 | \$053 99 |  | SEG 20 | SEG 20 | SEG 20 | SEG 20 | \$063 |
| 84 | SEG 5 | SEG 5 | SEG 5 | SEG 5 | \$054 100 |  | SEG 21 | SEG 21 | SEG 21 | SEG 21 | \$064 |
| 85 | SEG 6 | SEG 6 | SEG 6 | SEG 6 | \$055 101 |  | SEG 22 | SEG 22 | SEG 22 | SEG 22 | \$065 |
| 86 | SEG 7 | SEG 7 | SEG 7 | SEG 7 | \$056 102 |  | SEG 23 | SEG 23 | SEG 23 | SEG 23 | \$066 |
| 87 | SEG 8 | SEG 8 | SEG 8 | SEG 8 | \$057 103 |  | SEG 24 | SEG 24 | SEG 24 | SEG 24 | \$067 |
| 88 | SEG 9 | SEG 9 | SEG 9 | SEG 9 | \$058 104 |  | SEG 25 | SEG 25 | SEG 25 | SEG 25 | \$068 |
| 89 | SEG 10 | SEG 10 | SEG 10 | SEG 10 | \$059 105 |  | SEG 26 | SEG 26 | SEG 26 | SEG 26 | \$069 |
| 90 | SEG 11 | SEG 11 | SEG 11 | SEG 11 | \$05A 106 |  | SEG 27 | SEG 27 | SEG 27 | SEG 27 | \$06A |
| 91 | SEG 12 | SEG 12 | SEG 12 | SEG 12 | \$05B 107 |  | SEG 28 | SEG 28 | SEG 28 | SEG 28 | \$06B |
| 92 | SEG 13 | SEG 13 | SEG 13 | SEG 13 | \$05C 108 |  | SEG 29 | SEG 29 | SEG 29 | SEG 29 | \$06C |
| 93 | SEG 14 | SEG 14 | SEG 14 | SEG 14 | \$05D 109 |  | SEG 30 | SEG 30 | SEG 30 | SEG 30 | \$06D |
| 94 | SEG 15 | SEG 15 | SEG 15 | SEG 15 | \$05E 110 |  | SEG 31 | SEG 31 | SEG 31 | SEG 31 | \$06E |
| 95 | SEG 16 | SEG 16 | SEG 16 | SEG 16 | \$05F | 111 | SEG 32 | SEG 32 | SEG 32 | SEG 32 | \$06F |
|  | COM 4 | COM 3 | COM 2 | COM 1 |  |  | COM 4 | COM 3 | COM 2 | COM 1 |  |

Figure 23. Configuration of LCD RAM Area (Dual Port RAM)

Table 23. LCD Control Register

| LCR | Watch Mode/ Subactive Mode Display | LCR | Power Switch ON/OFF | LCR | Blank /Display |
| :---: | :---: | :---: | :---: | :---: | :---: |
| bit 2 |  | bit 1 |  | bit 0 |  |
| 0 | OFF | 0 | OFF | 0 | Blank |
| 1 | ON | 1 | ON | 1 | Display |

Note: In case of LCD in the watch mode, use divider output of 32 kHz oscillator as an LCD clock and set LCR bit 2 to 1 . When system oscillator divider output is used as an LCD clock, set LCD bit 2 to 0.

Table 24. LCD Duty Cycle/Clock Control Register

## LMR

| bit 3 | bit 2 | bit 1 | bit 0 | Duty Cycle Select/Input Clock Select |
| :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 0 | 1/4 Duty Cycle |
|  |  | 0 | 1 | 1/3 Duty Cycle |
|  |  | 1 | 0 | 1/2 Duty Cycle |
|  |  | 1 | 1 | Static |
| 0 | 0 |  |  | CLO ( $32.768 \mathrm{kHz} / 64$; when 32.768 kHz oscillator is used) |
| 0 | 1 |  |  | CL1 ( $\mathrm{fcyc}^{\text {/ }}$ 256) |
| 1 | 0 |  |  | CL2 ( $\mathrm{fcyc} / 2048$ ) |
| 1 | 1 |  |  | CL3 (Refer to table 25) |

Note: $f_{\text {cyc }}$ is a system oscillator divider output.


LMR (LCD Mode Reg.) ADR $=\$ 014$


Figure 24. LCD Control Register

Table 25. LCD Frame Fequency

## Duty Cycle: Static



Duty Cycle: $\quad 1 / 2$


Duty Cycle: $\quad 1 / 3$


Duty Cycle: $\quad 1 / 4$


* Division ratio differs depending on the value of bit 3 of the timer mode register (TMA3) (TMA3 $=0$ / TMA3 $=1$ ).

$$
\begin{array}{ll}
\text { TMA3 }=0 & \mathrm{CL} 3=\mathrm{f}_{\mathrm{cyc}} / 4096 \\
\hline \text { TMA3 }=1 & \mathrm{CL} 3=32.768 \mathrm{kHz} / 512 \\
\hline
\end{array}
$$

Large LCD Panel Driving and Driving Voltage ( $\mathrm{V}_{\text {LCD }}$ ): When using a large LCD panel, lower the dividing resistance by attaching external resistors parallely to the internal dividing resistors. (See figure 25.)

Since the liquid crystal display board is matrix configuration, the path of the charge/ discharge current through the load capacitors is very complicated. Moreover, since it varies depending on display condition, a value of resistance cannot be simply determined by referring to the load
capacitance of liquid crystal display. A value of resistance must be experimentally determined according to the demand for power consumption of the equipment in which the liquid crystal display is implemented. Capacitor C ( 0.1 to $0.3 \mu \mathrm{~F}$ ) is recommended to be attached. In general, $R$ is $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$.

Figure 25 shows a connection when changing the liquid crystal driving voltage ( $\mathrm{V}_{\text {LCD }}$ ). In this case, power supply switch for dividing resistor (power switch) must be turned OFF. (Bit 1 of the LCR register is 0 ).


Figure 25. An Example of LCD Connection

## Operating Modes

## Low Power Dissipation Mode

The MCU has five operation modes.
Active Mode: In the active mode, the MCU operates through clocks generated in the oscillator circuits: $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$.

Standby mode: Execute SBY instruction to put the MCU into the standby mode from the active mode. In standby mode, the oscillator circuit is active and interrupts, timer/counter, and the serial interface continue working. On the other hand, the CPU stops since the clock
related to the instruction execution stops. Registers, RAM, and I/O pins retain their previous states.

Standby mode may be cancelled by inputting RESET or by asserting an interrupt request. In the former case the MCU is reset. If the interrupt enable flag is 1 after instruction execution, the interrupt is executed, while if it is 0 , the interrupt request is put on hold and normal instruction execution continues. In the latter case, the MCU becomes active and executes the next instruction following the SBY instruction. (figure 27)

## Table 26. Low Power Dissipation Mode Function

Condition

| Operating <br> Mode | Activated by | System oscillator | Sub-system oscillator | Instruction execution ( $\phi$ CPu) | Peripheral interrupt ( $\phi_{\text {PER }}$ ) | Clock <br> interrupt <br> ( $\phi$ CLK) | RAM | Register Flag | $1 / 0$ | Released by |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Active mode | RESET <br> release <br> Interrupt <br> request | Active | Active | Active | Active | Active | Active | Active | Active ${ }^{3}$ | RESET input STOP/SBY instruction |
| Sandby mode | STBY instruction | Active | Active | Stop | Active | Active | Hold | Hold | Hold | RESET input Interrupt request |
| Stop mode | $\begin{aligned} & \text { TMA3 }=0, \\ & \text { Stop } \\ & \text { instruction } \end{aligned}$ | Stop | Active ${ }^{1}$ | Stop | Stop | Stop | Hold | Reset | High impedance ${ }^{3}$ | RESET input |
| Watch mode | TMA3 $=1$, <br> Stop instruction |  | Active | Stop | Stop | Active ${ }^{2}$ | Hold | Hold | Hold ${ }^{3}$ | Reset input <br> INTO or <br> Timer A interrupt request |
| Sub-active ${ }^{4}$ mode | $\mathrm{INT}_{0}$ from watch mode or Timer A interrupt request | Stop | Active | Active | Stop | Active ${ }^{2}$ | Active | Hold/ Active | Active | RESET input STOP/SBY instruction |

Notes: 1. To minimize Icc, stop the oscillation by external circuit.
2. Refer to interrupt frame section for details.
3. Refer to table 27.
4. Sub-active mode is a functional option specified via function option list.
5. On using watch mode or Sub-active mode, 32.768 kHz crystal oscillator is essential for MCU.

## Table 27. I/O State in the Low Power Dissipation Mode

|  | Output | Input |  |
| :--- | :--- | :--- | :--- |
| Standby mode, <br> Watch mode | Stop mode | Active mode, <br> Sub-active mode |  |
| $\mathrm{D}_{0}-\mathrm{D}_{9}$ | Retained | High <br> impedance | Input enable |
| $\mathrm{D}_{10}-\mathrm{D}_{13}$ | Retained | High <br> impedance | Input enable |
| RO-R3 |  | Input enable |  |

Table 28. Operations in the Low Power Dissipation Mode

| Functions | Stop mode | Watch mode | Standby mode | Sub-active mode $^{3}$ |
| :---: | :---: | :---: | :---: | :---: |
| CPU | Reset | Hold | Hold | Active |
| RAM | Hold | Hold | Hold | Active |
| Timer A | Reset | Active | Active | Active |
| Timer B | Reset | Stop | Active | Stop |
| Timer C | Reset | Stop | Active ${ }^{2}$ | Stop |
| Serial | Reset | Stop ${ }^{4}$ | Active | Stop ${ }^{4}$ |
|  |  | EACtive/ | - |  |
| LCD | Reset | Stop | Active | 威Stop |
|  |  |  |  |  |
| 1/0 | Reset ${ }^{1}$ | Hold ${ }^{1}$ | Hold |  |

Notes: 1 . Output pins are in the high impedance state.
2. WOA: in operation
3. Sub-active mode is a functional option specified via functional option list.
4. When a clock is input in the exterral clock mode, transmit-receive operation is performed. (Interrrupt processing stops.)


LSON: Low Speed ON Flag
*1): Time-base interrupt

|  |  | $\phi \mathrm{CPU}^{2}$ |  |
| :---: | :---: | :---: | :---: |
|  |  | Active | Stop |
| $\phi_{\text {PER }}{ }^{1}$ | Active | Active mode | Standby mode |
|  | Stop | Sub-active mode | Watch mode (TMA3 = 1) |
|  |  |  | Stop mode ( $\mathrm{TMA3}=0$ ) |

Notes:1. $\phi_{\text {PER }}$ is a clock for peripheral functions other than time base.
2. $\phi$ CPU is a system clock.

Figure 26. MCU Operation Mode Transfer


Figure 27. MCU Operating Flowchart

Stop Mode: Execute STOP instruction to put the MCU into the stop mode when the MCU is in the active mode and TMA3 is 0 . In the stop mode, oscillator circuit and every function of the MCU stops.

Stop mode may be cancelled by resetting the MCU. At this time, as shown in figure 28, reset input must be applied at least $t_{R C}$ to stabilize oscillation. (Refer to AC Characteristics table.) After stop mode is cancelled, RAM retains the previous state, but the accumulator, register $B$, register $W$, registers X/SPX and Y/SPY, and carry may not retain their contents.

Watch Mode: The MCU enters Watch mode by the STOP instruction during Active mode and TMA3 $=1$ or by the STOP or SBY instruction during Sub Active mode. Watch mode can be canceled by the RESET input or timer $\mathrm{A} / \overline{\mathrm{INT}}_{0}$ interrupt request. For a detailed description of the RESET input in canceling mode, see Stop mode section. If Watch mode is canceled by the timer $\mathrm{A} / \mathrm{INT}_{0}$ interrupt request, the MCU enters either Active mode or Sub Active mode depending on the state of the LSON bit. When the MCU enters Active mode, the interrupt request is delayed for a half of the interrupt frame period ( $\mathrm{t}_{\mathrm{RC}}$ ) in order to wait stabilization of the system oscillation (figure 29). In this case, MCU


Figure 28. Timing Chart of Recovering from Stop Mode


Figure 29. Interrupt Frame
operation is the same as that when canceling Standby mode (figure 27).

Sub-Active Mode: In the sub-active mode, the MCU operates with the clock generated in the oscillator circuit; X1-X2. Timer $\mathrm{A} / \overline{\mathrm{INT}}_{0}$ interrupt is generated in this mode with the timing synchronously with the interrupt frame timing.

Note that sub-active mode is a functional option. Therefore sub-active is available for the devices provided with this option.

Interrupt Frame: In Watch mode and Sub Active mode, the time-base clock ( $\phi_{\text {clu }}$ ) is applied to timer A and the $\mathrm{INT}_{0}$ circuit. Prescaler $W$ and timer $A$ operates as the timebase and generate the timeing clock for the interrupt frame. The interrupt frame period
(T) depends on the state of the miscellaneous register as shown in figure 30.

In Watch mode and Sub Active mode, the timer $\mathrm{A} / \overline{\mathrm{INT}}_{0}$ interrupt occurs synchronously with the interrupt strobe timing clock. When the MCU wakes up to Active mode from Watch mode, the interrupt request is delayed for a half of interrupt frame period ( $\mathrm{t}_{\mathrm{RC}}$ ). The falling edge of $\overline{I N T}_{0}$, which is input regardless of the interrupt frame clock cycle, is equivalent to that synchronous with the interrupt strobe clock just after the falling edge. During oscillation stabilization ( $\mathrm{t}_{\mathrm{RC}}$ ) the falling edge of $\overline{\mathrm{INT}}_{0}$ is not recognized. An overflow and interrupt request in timer $A$ occurs synchronously with the interrupt strobe clock.


$\left.$| $\frac{2}{c}$ MIS |  | Oscillation <br> circuit <br> condition |  |
| :--- | :--- | :--- | :--- |
| bit 1 | bit 0 | $t_{\text {RC }}$ | 0.12207 ms | | External clock |
| :--- |
| input | \right\rvert\,

The value of $t_{R C}$ is applied only when using 32.768 kHz oscillator.

Figure 30. Miscellaneous Register


Figure 31. INT $_{0}$ Detect Timing

## Limitation on Use

Please pay attention to the following items.
When MCU goes from watch mode to active mode by timer A interrupt request under the following conditions, the timer A interrupt request flag (IFTA) and also the external interrupt request flag (IF0) will be set.
(1) MCU goes from active mode to watch mode in $\overline{\mathrm{INT}}_{0}$ low state.
(2) $\overline{\mathrm{INT}}_{0}$ is low state during watch mode.
(3) MCU goes from watch mode to active mode by timer $A$ interrupt in $\overline{\mathrm{INT}}_{0}$ low state.

Interrupt flag will be set by falling edge of $\overline{\mathrm{INT}}_{0}$ input signal and will not be set without
this edge in regular case. However the internal $\overline{\mathrm{INT}}_{0}$ signal is initialized during lst $\mathrm{t}_{\mathrm{cyc}}$ after the MCU transition from watch mode to active mode by timer A interrupt, therefore the falling edge will be generated internally with $\overline{\mathrm{INT}}_{0}$ low state during this lst $\mathrm{t}_{\text {cyc }}$. This edge will cause to set IFO. (figure 31)

The $\overline{\mathrm{INT}}_{0}$ input must be high if MCU goes from watch mode to active mode by the timer $A$ interrupt.

## MCU Operating Sequence

The MCU operates according to the flowcharts shown in figures 32 to 34 .

Note that RESET input is asynchronous. Therefore, the MCU is reset immediately after the RESET input supply.


Figure 32. MCU Operating Sequence (Power On)


IF: Interrupt Request Flag
IM: Interrupt Mask
I/E: Interrupt Enable Flag
PC: Program Counter
CA: Carry
ST: Status

Figure 33. MCU Operating Sequence (MCU Operation Cycle)


Figure 34. MCU Operating Sequence (Low Power Mode Operation)

## Pin Description in PROM Mode

The HD4074808/HD407L4808 is a ZTAT microcomputer incorporating PROM. In the

| Pin No. |  | MCU Mode |  | PROM Mode |  | Pin No. |  | MCU Mode |  | PROM Mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FP-80B | FP-80A | Pin Name | 1/0 | Pin Name | 1/0 | FP-80B | FP-80A | Pin Name | 1/0 | Pin Name | I/O |
| 1 | 79 | $\mathrm{D}_{2}$ | 1/0 | $\mathrm{O}_{2}$ | 1/0 | 41 | 39 | SEG9 | 0 |  |  |
| 2 | 80 | $\mathrm{D}_{3}$ | 1/0 | $\mathrm{O}_{3}$ | 1/0 | 42 | 40 | SEG10 | 0 |  |  |
| 3 | 1 | $\mathrm{D}_{4}$ | 1/0 | $\mathrm{O}_{4}$ | 1/0 | 43 | 41 | SEG11 | 0 |  |  |
| 4 | 2 | $\mathrm{D}_{5}$ | 1/0 | $\mathrm{O}_{5}$ | 1/0 | 44 | 42 | SEG12 | 0 |  |  |
| 5 | 3 | $\mathrm{D}_{6}$ | 1/0 | $\mathrm{O}_{6}$ | 1/0 | 45 | 43 | SEG13 | 0 |  |  |
| 6 | 4 | $\mathrm{D}_{7}$ | 1/0 | $\mathrm{O}_{7}$ | 1/0 | 46 | 44 | SEG14 | 0 |  |  |
| 7 | 5 | $\mathrm{D}_{8}$ | 1/0 |  |  | 47 | 45 | SEG15 | 0 |  |  |
| 8 | 6 | $\mathrm{D}_{9}$ | 1/0 |  |  | 48 | 46 | SEG16 | 0 |  |  |
| 9 | 7 | $\mathrm{D}_{10}$ | 1 | $\mathrm{V}_{\text {PP }}$ |  | 49 | 47 | SEG17 | 0 |  |  |
| 10 | 8 | $\mathrm{D}_{11} / \mathrm{VC}_{\text {ref }}$ | 1 | $\mathrm{A}_{9}$ | 1 | 50 | 48 | SEG18 | 0 |  |  |
| 11 | 9 | $\mathrm{D}_{12} / \mathrm{COMPO}$ | 1 | $\overline{M_{0}}$ | 1 | 51 | 49 | SEG19 | 0 |  |  |
| 12 | 10 | $\mathrm{D}_{13} /$ COMP1 | 1 | $\overline{\mathbf{M}_{1}}$ | 1 | 52 | 50 | SEG20 | 0 |  |  |
| 13 | 11 | TEST | 1 | TEST | 1 | 53 | 51 | SEG21 | 0 |  |  |
| 14 | 12 | X 1 | 1 | GND |  | 54 | 52 | SEG22 | 0 |  |  |
| 15 | 13 | X2 | 0 |  |  | 55 | 53 | SEG23 | 0 |  |  |
| 16 | 14 | GND |  | GND |  | 56 | 54 | SEG24 | 0 |  |  |
| 17 | 15 | R $\mathrm{O}_{0} / \overline{\text { SCK }}$ | 1/0 | $\mathrm{A}_{1}$ | 1 | 57 | 55 | SEG25 | 0 |  |  |
| 18 | 16 | $\mathrm{RO}_{1} / \mathrm{Sl}$ | 1/0 | $\mathrm{A}_{2}$ | 1 | 58 | 56 | SEG26 | 0 |  |  |
| 19 | 17 | $\mathrm{RO}_{2} / \mathrm{SO}$ | 1/0 | $\mathrm{A}_{3}$ | 1 | 59 | 57 | SEG27 | 0 |  |  |
| 20 | 18 | $\mathrm{RO}_{3}$ | 1/0 | $\mathrm{A}_{4}$ | 1 | 60 | 58 | SEG28 | 0 |  |  |
| 21 | 19 | R10 | 1/0 | $A_{5}$ | 1 | 61 | 59 | SEG29 | 0 |  |  |
| 22 | 20 | R11 | 1/0 | $\mathrm{A}_{6}$ | 1 | 62 | 60 | SEG30 | 0 |  |  |
| 23 | 21 | R12 | 1/0 | $\mathrm{A}_{7}$ | 1 | 63 | 61 | SEG31 | 0 |  |  |
| 24 | 22 | R13 | 1/0 | $\mathrm{A}_{8}$ | 1 | 64 | 62 | SEG32 | 0 |  |  |
| 25 | 23 | R20 | 1/0 | $\mathrm{A}_{0}$ | 1 | 65 | 63 | COM1 | 0 |  |  |
| 26 | 24 | R21 | 1/0 | $\mathrm{A}_{10}$ | 1 | 66 | 64 | COM2 | 0 |  |  |
| 27 | 25 | R22 | 1/0 | $\mathrm{A}_{11}$ | 1 | 67 | 65 | COM3 | 0 |  |  |
| 28 | 26 | R23 | 1/0 | $\mathrm{A}_{12}$ | 1 | 68 | 66 | COM4 | 0 |  |  |
| 29 | 27 | R30 | 1/0 | $\mathrm{A}_{13}$ | 1 | 69 | 67 | $\mathrm{V}_{1}$ |  |  |  |
| 30 | 28 | $\mathrm{R3}_{1} /$ TIMO | 1/0 | $\mathrm{A}_{14}$ | 1 | 70 | 68 | $\mathrm{V}_{2}$ |  |  |  |
| 31 | 29 | $\mathrm{R3}_{2} / \overline{\mathrm{NT} T_{0}}$ | 1/0 | $\overline{\mathrm{CE}}$ | 1 | 71 | 69 | $\mathrm{V}_{3}$ |  | $\mathrm{V}_{\mathrm{cc}}$ |  |
| 32 | 30 | $\mathrm{R}_{3} / / \overline{\mathrm{NT}_{1}}$ | 1/0 | $\overline{O E}$ | 1 | 72 | 70 | NUMO | 0 |  |  |
| 33 | 31 | SEG1 | 0 |  |  | 73 | 71 | NUMO | 0 |  |  |
| 34 | 32 | SEG2 | 0 |  |  | 74 | 72 | NUMG |  | $\mathrm{V}_{\mathrm{cc}}$ |  |
| 35 | 33 | SEG3 | 0 |  |  | 75 | 73 | $\mathrm{V}_{\mathrm{cc}}$ |  | $\mathrm{V}_{\mathrm{cc}}$ |  |
| 36 | 34 | SEG4 | 0 |  |  | 76 | 74 | $\mathrm{OSC}_{1}$ | 1 | $\mathrm{V}_{\mathrm{cc}}$ |  |
| 37 | 35 | SEG5 | 0 |  |  | 77 | 75 | $\mathrm{OSC}_{2}$ | 0 |  |  |
| 38 | 36 | SEG6 | 0 |  |  | 78 | 76 | RESET | 1 | RESET | , |
| 39 | 37 | SEG7 | 0 |  |  | 79 | 77 | $\mathrm{D}_{0}$ | 1/0 | $\mathrm{O}_{0}$ | 1/0 |
| 40 | 38 | SEG8 | 0 |  |  | 80 | 78 | $\mathrm{D}_{1}$ | 1/0 | $\mathrm{O}_{1}$ | 1/0 |

Note: I/O: Input/output pin, I: Input pin, O: Output pin

## Pins for PROM Mode (HD4074808)

$\mathrm{V}_{\mathrm{Pp}}$ : Apply the programming voltage (12.5 V $\pm 0.3 \mathrm{~V}$ ) to $\mathrm{V}_{\mathrm{Pp}}$.
$\overline{\text { CE: Program the internal PROM and input }}$ the control signal to enable verify.

OE: Input the data output control signal when verifying.
$\mathbf{A}_{0}-\mathbf{A}_{14}: \mathrm{A}_{0}-\mathrm{A}_{14}$ are address input pins of the internal PROM.
$\mathrm{O}_{0}-\mathrm{O}_{7}: \mathrm{O}_{0}-\mathrm{O}_{7}$ are data bus I/O pins of the internal PROM.
$\overline{\mathbf{M}_{0}}, \overline{\mathbf{M}_{1}}: \overline{\mathbf{M}_{0}}, \overline{\mathbf{M}_{1}}$ are for PROM mode specification. To put the MCU into the PROM mode, pull $\overline{\mathrm{M}_{0}}, \mathrm{M}_{1}$, and TEST low, and RESET high.


Figure 35. PROM Mode Pin Arrangement

## Programmable ROM Operation

The MCU on-chip PROM is programmed in PROM mode (figures 36, 37). PROM mode is set by bringing TEST, $\overline{\mathrm{M}_{0}}$, and $\overline{\mathrm{M}_{1}}$ low, and RESET high as shown in figure 36. In PROM mode, the MCU does not operate. It can be programmed like a standard 27256 EPROM using a standard PROM programmer and an 80-to-28-pin socket adapter. Table 30 lists recommended PROM programmers and socket adapters.

Since an instruction of the HMCS400 series consists of 10 bits, the HMCS400 series microcomputer incorporates a conversion circuit to use a general purpose PROM programmer. By this circuit, an instruction is read or programmed using 2 addresses, lower 5 bits and upper 5 bits as shown in figure 37. For example, if 8 kwords of on-chip PROM are programmed by a general purpose PROM programmer, 16 kbytes of addresses (\$0000$\$ 3 F F F$ ) should be specified.

## Programming And Verification

The MCU can be high-speed programmed without causing voltage stress or affecting data reliability.

Table 29 shows how programming and veri-
fication modes are selected.
Figure 38 is a programming flowchart, and figure 39 is a timing chart. For precautions on PROM programming, refer to ZTAT MCU OnChip PROM Characteristics and Precautions for Applications.

## Precautions

1. Addresses $\$ 0000$ to $\$ 3 F F F$ must be specfied if the PROM is programmed by a PROM programmer. If addresses of $\$ 4000$ or higher are accessed, the PROM may not be programmed or verified. Note that the plastic package type cannot be erased and reprogrammed. Data in unused addresses must be set to $\$ F F$.
2. Be careful that the PROM programmer, socket adapter and LSI match. Using the wrong programmer of socket adapter may cause an overvoltage and damage the LSI. Make sure that the LSI is firmly fixed in the socket adapter, and that the socket adapter is firmly fixed in the programmer.
3. The PROM should be programmed with $\mathrm{V}_{\mathrm{PP}}=12.5 \mathrm{~V}$. Other PROMs use 21 V . If 21 V is applied to the MCU, the LSI may be permanently damaged. 12.5 V is Intel's 27256 VPp.

Table 29. PROM Mode Selection

|  | Pin |  |  |  |
| :--- | :---: | :---: | :---: | :--- |
| Mode | $\overline{\mathbf{C E}}$ | $\overline{\mathbf{O E}}$ | $\mathbf{V}_{\mathbf{P P}}$ | $\mathbf{O}_{\mathbf{0}}-\mathbf{O}_{\mathbf{7}}$ |
| Programming | Low | High | $\mathrm{V}_{\mathrm{PP}}$ | Data input |
| Verify | High | Low | $\mathrm{V}_{\mathrm{PP}}$ | Data output |
| Programming <br> inhibited | High | High | V | High <br> impedance |

Table 30. PROM Programmers and Socket Adapters

| PROM Programmer |  | Socket Adapter |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Maker | Type name | Maker | Type name | Package Type |
| DATA I/O | 121B | Hitachi | HS460ESF01H | FP-80B |
|  | 29B |  | HS460ESF03H <br> Under Development | FP-80A |
| AVAL Corp | PKW-1000 | Hitachi | HS460ESF01H | FP-80B |
|  |  |  | HS460ESFO3H Under Development | FP-80A |



Figure 36. PROM Mode Function Diagram


Figure 37. PROM Mode Memory Map


Figure 38. High Speed Programming Flowchart


Figure 39. PROM Program/Verify Timing

## Programming Electrical Characteristics

| DC Characteristics <br> ( $\mathrm{V}_{\mathrm{cc}}=6 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \pm 5{ }^{\circ} \mathrm{C}$, unless otherwise noted.) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Item |  | Symbol | Min | Typ | Max | Unit | Test Condition |
| Input high voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}, \mathrm{~A}_{0}-\mathrm{A}_{14}, \overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 2.2 |  | 5.5 | V |  |
| Input low voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}, \mathrm{~A}_{0}-\mathrm{A}_{14}, \overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ | $\mathrm{V}_{\text {IL }}$ | -0.3 |  | 0.8 | V |  |
| Output high voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  |  | V | lo |
| Output low voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}$ | $\mathrm{V}_{\mathrm{OL}}$ |  |  | 0.4 | V | $\mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |
| Input leakage current | $\mathrm{O}_{0}-\mathrm{O}_{7}, \mathrm{~A}_{0}-\mathrm{A}_{14}, \overline{O E}, \overline{\mathrm{CE}}$ | $\mid \mathrm{l}$ LI $\mid$ |  |  | 2 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=5.25 \mathrm{~V} / 0.5 \mathrm{~V}$ |
| $V_{\text {CC }}$ current |  | ICC |  |  | 30 | mA |  |
| $\mathrm{V}_{\text {PP }}$ current |  | Ipp |  |  | 40 | mA |  |

## AC Characteristics

( $\mathrm{V}_{\mathrm{cc}}=6 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{Ta}=25{ }^{\circ} \mathrm{C} \pm \mathbf{5}^{\circ} \mathrm{C}$, unless otherwise noted.)

| Item | Symbol | Min | Typ | Max | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address set-up time | $t_{\text {AS }}$ | 2 |  |  | $\mu \mathrm{s}$ | Figure 38* |
| $\overline{\mathrm{OE}}$ set-up time | toes | 2 |  |  | $\mu \mathrm{S}$ |  |
| Data set-up time | $t_{\text {DS }}$ | 2 |  |  | $\mu \mathrm{S}$ |  |
| Address hold time | $\mathrm{t}_{\text {AH }}$ | 0 |  |  | $\mu \mathrm{S}$ |  |
| Data hold time | $\mathrm{t}_{\mathrm{DH}}$ | 2 |  |  | $\mu \mathrm{S}$ |  |
| Output disable delay time | $t_{\text {dF }}$ |  |  | 130 | ns |  |
| VPP set-up time | tvps | 2 |  |  | $\mu \mathrm{S}$ |  |
| Program pulse width | tpw | 0.95 | 1.0 | 1.05 | ms |  |
| $\overline{\text { CE }}$ pulse width when overprogramming | topw | 2.85 |  | 78.75 | ms |  |
| $V_{\text {cc }}$ set-up time | tves | 2 |  |  | $\mu \mathrm{s}$ |  |
| Data output delay time | toe | 0 |  | 500 | ns |  |

* Input pulse level 0.8 to 2.2 V

Input rising/falling time $\leqq 20 \mathrm{~ns}$
Timing reference level $\begin{cases}\text { input: } & 1.0 \mathrm{~V}, 2.0 \mathrm{~V} \\ \text { output: } & 0.8 \mathrm{~V}, 2.0 \mathrm{~V}\end{cases}$

## Precautions on PROM Programming

## Principles of PROM Programming/ Erasing

The ZTAT microcomputer has the same type of the memory cell as the EPROM. The PROM is programmed by applying high voltage to the control gate and drain and injecting hot electrons into the floating gate, in the same way in the EPROM programming. The electrons in the floating gate remains stabilized, surronded by the energy barrier of $\mathrm{SiO}_{2}$ film. By this electrons, the threshold voltage in the memory cell changes and the corresponding bit goes to 0 .

The hot electrons are reduced as over time. This reduction is caused by:

1. Ultraviolet light

The electrons are discharged by the ultraviolet light (erasure principle)
2. Heat

The electorns, which are excited by heat, are discharged
3. Application of high voltage $\cdots$ The number of electrons is reduced due to the high voltage which is applied to the control gate and drain

If there is any failure in the oxide film, the charge is markedly reduced; however, in general, such reduction does not occur, since devices which failed are usually excluded
during screening tests.
When the memory cell does not have any hot electrons in the floating gate, the corresponding bit goes to 1.

## PROM Programming

PROM programming should be performed under specified voltage and timing conditions. The higher the prgram voltage ( $\mathrm{V}_{\mathrm{PP}}$ ) and the longer the program pulse width ( $t_{\text {PW }}$ ), the more electrons will be injected into the memory cell. If an overvoltage is applied, a P-N junction may be permanently damaged. It is especially important to note that an overshoot occurs in the PROM writer. Moreover, negative voltage noise causen a parasitic transistor effect, which can reduce the apparent breakdown voltage.

During PROM programming, the ZTAT microcomputer is electrically connected with the PROM writer via the socket adapter. The user should ensure the following:

1. Confirm that the socket adapter is firmly connected to the PROM writer before beginning PROM programming.
2. Do not touch the socket adapter and the LSI during programming; this can cause faulty contacts, resulting in programming errors.


Figure 40. Cross Section of PROM Memory Cell

## PROM Reliability after Programming

In general, semiconductor devices retain their reliability, if some initial failures can be rejected. Initial failures can be rejected by adequate screening. Baking the device under high-temperature conditions is a screening method which eliminates initial shorttime data hold failures in the memory cell. (See Principles of PROM Programming/Erasing).

ZTAT microcomputer devices realize good reliability because they have been subjected to such screenign during the water fabrication process. It is recommended that the user expose the device to $150^{\circ} \mathrm{C}$ at one atmosphere after programming in order to verify device performance.

Figure 41 shows the recommended screening procedure.


* Exposure time is the period starting from when the temperature in the baking furnace reaches $150^{\circ} \mathrm{C}$.

Figure 41. $\begin{aligned} & \text { Recommended Screening } \\ & \text { Procedure }\end{aligned}$
(note) If programming errors occur sequentially during PROM programming, the user should suspend programming and determine whether there is any trouble with the PROM writer or the socket adapter. If programming verification indicates errors in programming or after high-temperature exposure, please inform Hitachi of the trouble.

## HD404808/HD4074808/HD40L4808/HD407L4808

## RAM Addressing Mode

As shown in figure 42, the MCU has three RAM addressing modes: register indirect addressing, direct addressing, and memory register addressing.

Register Indirect Addressing: The W register, X register, and Y register contents (10 bits) are used as the RAM address.

Direct Addressing: A direct addressing instruction consists of two words, with the word (10 bits) following the opcode used as the RAM address.

Memory Register Addressing: The memory register ( 16 digits from $\$ 040$ to $\$ 04 F$ ) is accessed by executing the LAMR and XMRA instructions.

## ROM Addressing Mode and P Instructions

The MCU has four kinds of ROM addressing modes, as shown in figure 43.

Direct Addressing Mode: The program can branch to any address in the ROM memory space by executing a JMPL, BRL, or CALL instruction. These instructions replace the 14 program counter bits $\left(\mathrm{PC}_{13}\right.$ to $\left.\mathrm{PC}_{0}\right)$ with the 14-bit immediate data.

Current Page Addressing Mode: The ROM memory space is divided into pages, with 256 words in each page. Page zero begins at address $\$ 0000$. By executing a BR instruction, the program can branch to an address in the current page. This instruction replaces the low-order eight bits of the program counter ( $\mathrm{PC}_{7}$ to $\mathrm{PC}_{0}$ ) with the 8 -bit immediate data.

When $B R$ is on a page boundary $(256 n+255)$ (figure 44), executing a BR instruction transfers the PC contents to the next page according to the hardware architecture. Consequently, the program branches to the next page when the $B R$ is used on a page boundary. The HMCS400 series cross macro assembler has an automatic paging facility for ROM pages.

Zero Page Addressing Mode: By executing a CAL instruction, the program can branch to the zero page subroutine area, which is located at \$0000-\$003F. When a CAL instruction is executed, 6-bit immediate data are placed in the low-order six bits of the program counter ( $\mathrm{PC}_{5}$ to $\mathrm{PC}_{0}$ ) and 0 s are placed in the high-order eight bits ( $\mathrm{PC}_{13}$ to $\mathrm{PC}_{6}$ ).

Table Data Addressing: By executing a TBR instruction, the program can branch to the address determined by the contents of the 4 -bit immediate data, accumulator, and $B$ register.

P Instruction: ROM data addressed by table data addressing can be referred to by a $P$ instruction (figure 45). When bit 8 in the referred ROM data is 1,8 bits of ROM data are written into the accumulator and $B$ register. When bit 9 is 1,8 bits of ROM data are written into the R1 and R2 port output register. When both bits 8 and 9 are 1, ROM data are written into the accumulator and B register and also to the R1 and R2 port output register at the same time.

The $P$ instruction has no effect on the program counter.


Register Indirect Addressing


Direct Addressing


Memory Register Addressing

Figure 42. RAM Addressing Mode


Figure 43. ROM Addressing Mode


Figure 44. The Branch Destination by BR Instruction on the Boundary between Pages


## Instruction Set

The MCU provides 101 instructions which are classified into 10 groups as follows;

1. Immediate instruction
2. Register-to-register instruction
3. RAM address instruction
4. RAM register instruction
5. Arithmetic instruction
6. Compare instruction
7. RAM bit manipulation instruction
8. ROM address instruction
9. Input/output instruction
10. Control instruction

Tables 31-40 list their functions, and table 41 is an opcode map.

Table 31. Immediate Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Immediate | LAI i |  | $i \rightarrow A$ |  | 1/1 |
| Load B from Immediate | LBI i | $10000000 i_{3} i_{2} i_{1} i_{0}$ | $i \rightarrow B$ |  | 1/1 |
| Load Memory from Immediate | LMID i,d | $\begin{array}{lllllllllllll}0 & 1 & 0 & 1 & 0 & i_{3} & i_{2} & i_{1} & i_{0}\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \rightarrow M$ |  | 2/2 |
| Load Memory from Immediate, Increment $Y$ | LMIIY i |  | $i \rightarrow M, Y+1 \rightarrow Y$ | $N Z$ | 1/1 |

Table 32. Register-to-Register Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from B | LAB | 0001 | 0 | 0 | 1 | 0 | 0 | 0 | $B \rightarrow A$ |  | 1/1 |
| Load B from A | LBA | 00011 | 0 | 0 | 1 | 0 | 0 | 0 | $A \rightarrow B$ |  | 1/1 |
| Load A from W | LAW | $\begin{array}{llll} 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \end{array}$ |  |  |  |  |  |  | $w \rightarrow A$ |  | $2 / 2$ <br> (Note) |
| Load A from $Y$ | LAY | 0010 | 1 | 0 | 1 | 1 | 1 | 1 | $Y \rightarrow A$ |  | 1/1 |
| Load A from SPX | LASPX | 0001 | 1 | 0 | 1 | 0 | 0 | 0 | SPX $\rightarrow A$ |  | 1/1 |
| Load A from SPY | LASPY | 0001 | 0 | 1 | 1 | 0 | 0 | 0 | SPY $\rightarrow A$ |  | 1/1 |
| Load A from MR | LAMR m | 1001 | 1 | 1 |  | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ |  | $\mathrm{MR}(\mathrm{m}) \rightarrow \mathrm{A}$ |  | 1/1 |
| Exchange MR and $A$ | XMRA m | 1011 | 1 | 1 |  | $\mathrm{m}_{2}$ | 1 |  | $M R(m) \mapsto A$ |  | 1/1 |

Note: An operand is provided for the second word of LAW and LWA instruction by assembler automatically.

Table 33. RAM Address Instructions

| Operation | Mnemonic | Operation | Code |  | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load W from Immediate | LWI i | $\begin{array}{llll}0 & 0 & 1 & 1\end{array}$ | 110 | $0 i_{1} i_{0}$ | $i \rightarrow W$ |  | 1/1 |
| Load X from Immediate | LXI i | 1000 | $10 i_{3}$ | $i_{2} i_{1} i_{0}$ | $i \rightarrow X$ |  | 1/1 |
| Load Y from Immediate | LYII | 1000 | 0113 | $i_{2} i_{1} i_{0}$ | i . ${ }^{\text {Y }}$ |  | 1/1 |
| Load W from A | LWA | $\begin{array}{llll} 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 \end{array}$ | $\begin{array}{lll} 0 & 1 & 0 \\ 0 & 0 & 0 \end{array}$ | $\begin{array}{lll} 0 & 0 & 0 \\ 0 & 0 & 0 \end{array}$ | $A \cdot W$ |  | $2 / 2$ <br> (Note) |
| Load $X$ from $A$ | LXA | 00011 | 101 | 000 | A $\cdot \mathrm{X}$ |  | 1/1 |
| Load $Y$ from $A$ | LYA | $\begin{array}{llll}0 & 0 & 1 & 1\end{array}$ |  | 000 | $A \rightarrow Y$ |  | 1/1 |
| Increment $Y$ | IY | $\begin{array}{llll}0 & 0 & 0 & 1\end{array}$ | 011 | 100 | $Y+1 \rightarrow Y$ | NZ | 1/1 |
| Decrement $Y$ | DY | $\begin{array}{llll}0 & 0 & 1 & 1\end{array}$ | 011 | $1 \begin{array}{lll}1 & 1\end{array}$ | $Y-1 \rightarrow Y$ | NB | 1/1 |
| Add $A$ to $Y$ | AYY | $\begin{array}{llll}0 & 0 & 0 & 1\end{array}$ | 010 | 100 | $Y+A \rightarrow Y$ | OVF | 1/1 |
| Subtract A from Y | SYY | $\begin{array}{llll}0 & 0 & 1 & 1\end{array}$ | 010 | 100 | $Y-A \rightarrow Y$ | NB | 1/1 |
| Exchange $X$ and SPX | XSPX | 0000 | 000 | $0 \quad 0 \quad 1$ | $\mathrm{X} \cdot \mathrm{SPX}$ |  | 1/1 |
| Exchange $Y$ and SPY | XSPY | 0000 | 000 | 010 | $Y-S P Y$ |  | 1/1 |
| Exchange $X$ and SPX, $Y$ and SPY | XSPXY | 0000 | 000 | $\begin{array}{lll}0 & 1 & 1\end{array}$ | $X \rightarrow S P X, Y \mapsto S P Y$ |  | 1/1 |

Note: An operand is provided for the second word of LAW and LWA instruction by the assembler automatically.

Table 34. RAM Register Instructions


Note: $(X Y)$ and $(X)$ have the following meaning:
(1) The instructions with ( $X Y$ ) have 4 mnemonics and 4 object codes for each (example of LAM (XY) is given below).
The op-code $X$ or $Y$ is assembled as follows.

| Mnemonic | $\mathbf{y}$ | $\mathbf{x}$ | Function |
| :--- | :--- | :--- | :--- |
| LAM | 0 | 0 |  |
| LAMX | 0 | 1 | $\mathrm{X} \mapsto$ SPX |
| LAMY | 1 | 0 | $Y \mapsto$ SPY |
| LAMXY | 1 | 1 | $\mathrm{X} \mapsto S P X, Y \mapsto S P Y$ |

(2) The instructions with $(X)$ have 2 mnemonics and 2 object codes for each (example of $\operatorname{LMAIY}(X)$ is given below). The op-code $X$ is assembled as follows.

| Mnemonic | $\mathbf{x}$ | Function |
| :--- | :--- | :--- |
| LMAIY | 0 |  |
| LMAIYX | 1 | $X-$ SPX |

## Table 35. Arithmetic Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Add Immediate to A | Al i |  | $A+i \rightarrow A$ | OVF | $1 / 1$ |
| Increment B | IB | $\begin{array}{llllllllll}0 & 0 & 0 & 1 & 0 & 0 & 1 & 1 & 0 & 0\end{array}$ | $B+1 \rightarrow B$ | NZ | 1/1 |
| Decrement B | DB | $\begin{array}{llllllllll}0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1\end{array}$ | $B-1 \rightarrow B$ | NB | 1/1 |
| Decimal Adjust for Addition | DAA | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & 1 & 0\end{array}$ |  |  | $1 / 1$ |
| Decimal Adjust for Subtraction | DAS | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0\end{array}$ |  |  | 1/1 |
| Negate A | NEGA | 0000011100000000 | $\overline{\mathrm{A}}+1 \rightarrow \mathrm{~A}$ |  | 1/1 |
| Complement B | COMB | $\begin{array}{llllllllll}0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$ | $\bar{B} \rightarrow B$ |  | 1/1 |
| Rotate Right A with Carry | ROTR | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0\end{array}$ |  |  | 1/1 |
| Rotate Left A with Carry | ROTL | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 1\end{array}$ |  |  | 1/1 |
| Set Carry | SEC | $\begin{array}{llllllllll}0 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & 1 & 1\end{array}$ | $1 \rightarrow \mathrm{CA}$ |  | 1/1 |
| Reset Carry | REC | $\begin{array}{llllllllll}0 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0\end{array}$ | $0 \rightarrow C A$ |  | 1/1 |
| Test Carry | TC | $\begin{array}{llllllllll}0 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 1\end{array}$ |  | CA | 1/1 |
| Add A to Memory | AM | 000000000010000 | $M+A \rightarrow A$ | OVF | 1/1 |
| Add A to Memory | AMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $M+A \rightarrow A$ | OVF | 2/2 |
| Add A to Memory with Carry | AMC | 0000000111000 | $\begin{aligned} & \mathrm{M}+\mathrm{A}+\mathrm{CA} \rightarrow \mathrm{~A} \\ & \mathrm{OVF} \rightarrow \mathrm{CA} \end{aligned}$ | OVF | 1/1 |
| Add A to Memory with Carry | AMCD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $\begin{aligned} & \mathrm{M}+\mathrm{A}+\mathrm{CA} \rightarrow \mathrm{~A} \\ & \mathrm{OVF} \rightarrow \mathrm{CA} \end{aligned}$ | OVF | 2/2 |
| Subtract A from Memory with Carry | SMC | $\begin{array}{lllllllllll}0 & 0 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 0\end{array}$ | $\begin{aligned} & M-A-\overline{C A} \rightarrow A \\ & N B \rightarrow C A \end{aligned}$ | NB | 1/1 |
| Subtract A from Memory with Carry | SMCD d | $\begin{array}{llllllllll}0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $\begin{aligned} & M-A-\overline{C A} \rightarrow A \\ & N B \rightarrow C A \end{aligned}$ | NB | 2/2 |
| OR A and B | OR | $0 \begin{array}{llllllllll}0 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ | $A \cup B \rightarrow A$ |  | 1/1 |
| AND Memory with A | ANM | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & 0\end{array}$ | $A \cap M \rightarrow A$ | NZ | 1/1 |
| AND Memory with A | ANMD d | $\begin{array}{llllllllll}0 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \cap M \rightarrow A$ | NZ | 2/2 |
| OR Memory with A | ORM | 00000000001100 | $A \cup M \rightarrow A$ | NZ | 1/1 |
| OR Memory with A | ORMD d | 0100001100 $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \cup M \rightarrow A$ | NZ | 2/2 |
| EOR Memory with A | EORM |  | $A \oplus M \rightarrow A$ | NZ | 1/1 |
| EOR Memory with A | EORMD d | 0100011100 $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \oplus M \rightarrow A$ | NZ | $2 / 2$ |

Note: $\cap$ : Logical AND
U : Logical OR
$\oplus$ : Exclusive OR

## Table 36. Compare Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Immediate Not Equal to Memory | INEM i | $00000001000 i_{3} i_{2} \quad i_{1} i_{0}$ | $i \neq M$ | NZ | 1/1 |
| Immediate Not Equal to Memory | INEMD i, d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \neq M$ | NZ | 2/2 |
| A Not Equal to Memory | ANEM | 000000000001000 | $A \neq M$ | NZ | 1/1 |
| A Not Equal to Memory | AMEMD d | $\begin{array}{cccccccccc} 0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ | $A \neq M$ | NZ | 2/2 |
| B Not Equal to Memory | BNEM | $\begin{array}{llllllllll}0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ | $B \neq M$ | NZ | 1/1 |
| Y Not Equal to Immediate | YNEI i |  | $Y \neq i$ | NZ | 1/1 |
| Immediate Less or Equal to Memory | ILEM i |  | $i \leqq M$ | NB | 1/1 |
| Immediate Less or Equal to Memory | ILEMD i,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $\mathrm{i} \leqq \mathrm{M}$ | NB | 2/2 |
| A Less or Equal to Memory | ALEM | 000000001000100 | $A \leqq M$ | NB | 1/1 |
| A Less or Equal to Memory | ALEMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \leqq M$ | NB | 2/2 |
| B Less or Equal to Memory | BLEM | $\begin{array}{llllllllll}0 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ | $B \leqq M$ | NB | 1/1 |
| A Less or Equal to Immediate | ALEI i |  | $A \leqq i$ | NB | 1/1 |

Table 37. RAM Bit Manipulation Instructions
$\left.\begin{array}{lllllllllllll}\text { Operation } & \text { Mnemonic } & \text { Operation Code } & & \text { Function } & \text { Status } \begin{array}{l}\text { Words/ } \\ \text { Cycles }\end{array} \\ \hline \text { Set Memory Bit } & \text { SEM } n & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 & n_{1} & n_{0} & 1 \rightarrow M(n) \\ \hline \text { Set Memory Bit } & \text { SEMD } n, d & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & n_{1} & n_{0} & 1 \rightarrow M(n) \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0}\end{array}\right]$

Table 38. ROM Address Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Wörds/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Branch on Status 1 | BR b | $11 b_{7} b_{6} b_{5} b_{4} b_{3} b_{2} b_{1} b_{0}$ |  | 1 | 1/1 |
| Long Branch on Status 1 | BRLu | $\begin{array}{lllllll}0 & 1 & 0 & 1 & 1 & 1\end{array} p_{3} p_{2} p_{1} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Long Jump Unconditionally | JMPL u | $010101 p_{3} p_{2} p_{1} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  |  | 2/2 |
| Subroutine Jump on Status 1 | CAL a |  |  | 1 | 1/2 |
| Long Subroutine Jump on Status 1 | CALL u | $\begin{array}{lllllll}0 & 1 & 0 & 1 & 1 & 0 & p_{3} p_{2}\end{array} p_{1} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Table Branch | TBR p |  |  |  | 1/1 |
| Return from Subroutine | RTN | 00000010000 |  |  | 1/3 |
| Return from Interrupt | RTNI | 0000000100001 | $1 \rightarrow 1 / E$ <br> CA Restore | ST | 1/3 |

Table 39. Input/Output Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Function } \\ & \hline 1 \rightarrow D(Y) \end{aligned}$ | Status | Words/ <br> Cycles <br> 1/1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set Discrete I/O Latch | SED | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |  |  |  |
| Set Discrete 1/O Latch Direct | SEDD m | 1 | 0 | 1 | 1 | 1 | 0 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ |  | $1 \rightarrow \mathrm{D}(\mathrm{m})$ |  | 1/1 |
| Reset Discrete 1/O Latch | RED | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | $0 \rightarrow D(Y)$ |  | 1/1 |
| Reset Discrete 1/0 Latch Direct | REDD m | 1 | 0 | 0 | 1 | 1 |  | $\mathrm{m}_{3}$ |  | $\mathrm{m}_{1}$ |  | $0 \rightarrow \mathrm{D}(\mathrm{m})$ |  | 1/1 |
| Test Discrete I/O Latch | TD | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |  | D(Y) | 1/1 |
| Test Discrete I/O Latch Direct | TDD m | 1 | 0 | 1 | 0 | 1 |  | $\mathrm{m}_{3}$ |  | 1 |  |  | $D(m)$ | 1/1 |
| Load A from R Port Register | LAR m | 1 | 0 | 0 | 1 | 0 | 1 |  |  | 1 |  | $R(m) \rightarrow A$ |  | 1/1 |
| Load B from R Port Register | LBR m | 1 | 0 | 0 | 1 | 0 |  | $\mathrm{m}_{3}$ |  | 1 |  | $R(m) \rightarrow B$ |  | 1/1 |
| Load R Port Register from A | LRA m | 1 | 0 | 1 | 1 | 0 |  |  |  | 1 |  | $A \rightarrow R(m)$ |  | 1/1 |
| Load R Port Register from B | LRB m | 1 | 0 | 1 | 1 | 0 |  | $\mathrm{m}_{3}$ | $m_{2}$ | $\mathrm{m}_{1}$ | mo | $B \rightarrow R(m)$ |  | 1/1 |
| Pattern Generation | Pp | 0 | 1 | 1 | 0 | 1 |  | $p_{3}$ | $\mathrm{p}_{2}$ | $\mathrm{p}_{1}$ |  |  |  | 1/2 |

Table 40. Control Instructions

| Operation | Mnemonic | Operation Code |  |  |  | Function | StatusWords/ <br> Cycles |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| No Operation | NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $1 / 1$ |  |  |  |  |  |  |  |  |  |  |  |
| Start Serial | STS | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| Standby Mode/Watch Mode* | SBY | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| Stop Mode/Watch Mode | STOP | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |

* : Only when shifted from sub-active mode.

Table 41. Opcode Map



## Absolute Maximum Ratings

HD404808, HD4074808 Absolute Maximum Ratings

| Item | Symbol | Value | Unit | Note |
| :--- | :--- | :--- | :--- | :--- |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 | V |  |
| Programming Voltage | $\mathrm{V}_{\mathrm{PP}}$ | -0.3 to +14.0 | V | 2 |
| Terminal Voltage | $\mathrm{V}_{\mathrm{T}}$ | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
| Total Allowance of Input Current | $\Sigma \mathrm{lo}_{0}$ | 100 | mA | 3 |
| Total Allowance of Output Current | $-\Sigma \mathrm{l}_{0}$ | 50 | mA | 4 |
| Maximum Input Current | lo | 4 | mA | 5,6 |
| Maximum Output Current | -lo | 4 | mA | 5,7 |
| Operating Temperature | $\mathrm{T}_{\text {opr }}$ | -20 to +75 | mA | 8,9 |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature (bias) | $\mathrm{T}_{\text {bias }}$ | -25 to +80 | ${ }^{\circ} \mathrm{C}$ |  |

Notes: 1. Permanent damage may occur if absolute maximum ratings are exceeded. Normal operation should be under the conditions of Electrical Characteristics. If these conditions are exceeded, it may cause a malfunction or affect the reliability of LSI.
2. $\mathrm{D}_{10}$ (VPP) of the HD4074808.
3. Total allowance of input current is the total sum of input current which flows in from all $1 / 0$ pins to GND simultaneously.
4. Total allowance of output current is the sum of the output current which flows out from $\mathrm{V}_{\mathrm{CC}}$ to all I/O pins simultaneously.
5. Maximum input current is the maximum amount of input current from each I/O pin to GND.
6. RO-R3
7. $\mathrm{D}_{0}-\mathrm{D}_{9}$
8. Maximum output current is the maximum amount of output current from $\mathrm{V}_{\mathrm{cc}}$ to each $\mathrm{I} / \mathrm{O}$ pin.
9. $\mathrm{D}_{0}-\mathrm{D}_{9}, \mathrm{RO}-\mathrm{R} 3$.

## HD40L4808, HD407L4808 Absolute Maximum Ratings

| Item | Symbol | Value | Unit | Note |
| :--- | :--- | :--- | :--- | :--- |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 | V |  |
| Programming Voltage | $\mathrm{V}_{\mathrm{PP}}$ | -0.3 to +14.0 | V | 2 |
| Terminal Voltage | $\mathrm{V}_{\mathrm{T}}$ | -0.3 to $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
| Total Allowance of Input Current | $\Sigma \mathrm{l}_{0}$ | 100 | mA | 3 |
| Total Allowance of Output Current | $-\Sigma \mathrm{l}_{\mathrm{O}}$ | 50 | mA | 4 |
| Maximum Input Current | $\mathrm{lo}_{0}$ | 4 | mA | 5,6 |
| Maximum Output Current | $-\mathrm{l}_{\mathrm{o}}$ | $\mathbf{4}$ | mA | 5,7 |
| Operating Temperature | $\mathrm{T}_{\mathrm{opr}}$ | -20 to +75 | mA | 8,9 |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature (bias) | $\mathrm{T}_{\text {bias }}$ | -25 to +80 | ${ }^{\circ} \mathrm{C}$ |  |

Notes: 1. Permanent damage may occur if absolute maximum ratings are exceeded. Normal operation should be under the conditions of Electrical Characteristics. If these conditions are exceeded, it may cause a malfunction or affect the reliability of LSI.
2. $\mathrm{D}_{10}\left(\mathrm{~V}_{\mathrm{PP}}\right)$ of the HD407L4808.
3. Total allowance of input current is the total sum of input current which flows in from all $1 / 0$ pins to GND simultaneously.
4. Total allowance of output current is the sum of the output current which flows out from $V_{c c}$ to all I/O pins simultaneously.
5. Maximum input current is the maximum amount of input current from each I/O pin to GND.
6. RO-R3
7. $\mathrm{D}_{0}-\mathrm{D}_{9}$
8. Maximum output current is the maximum amount of output current from $V_{c c}$ to each $1 / O$ pin. 9. $\mathrm{D}_{0}-\mathrm{D}_{9}, \mathrm{RO}-\mathrm{R} 3$.

## Electrical Characteristics

## HD404808, HD4074808 Electrical Characteristics

## DC Characteristics

(HD404808: $\mathrm{V}_{\mathrm{cc}}=4$ to 6 V , HD4074808: $\mathrm{V}_{\mathrm{cc}}=\mathbf{4}$ to 5.5 V , GND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to + $75^{\circ} \mathrm{C}$, unless otherwise noted.)

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & \hline \text { RESET, } \overline{\mathrm{SCK}}, \\ & \overline{\mathrm{INT}}_{\mathrm{O}}, \mathrm{SI}, \\ & \mathrm{INT}_{1} \end{aligned}$ | 0.8 VCC |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | $\mathrm{V}_{\mathrm{CC}}-0.5$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |  |
| Input Low Voltage | V IL | $\begin{aligned} & \begin{array}{l} \text { RESET, } \overline{\mathrm{SCK}}, \\ \mathrm{INT}_{0}, \mathrm{SI}, \\ \mathrm{INT}_{1} \\ \hline \end{array} \end{aligned}$ | -0.3 |  | $0.2 \mathrm{~V}_{\mathrm{CC}}$ | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | -0.3 |  | 0.5 | V |  |  |
| Output High Voltage | V OH | $\begin{aligned} & \overline{\text { SCK, TIMO }} \\ & \text { SO } \end{aligned}$ | $\mathrm{V}_{C C}-1.0$ |  |  | V | $-\mathrm{l}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ |  |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \overline{\text { SCK }, ~ T I M O ~} \\ & \text { SO } \end{aligned}$ |  |  | 0.4 | V | $\mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  |
| Input/Output Leakage Current | $\left\|\mathrm{I}_{1 /}\right\|$ | $\begin{aligned} & \frac{\text { RESET, } \overline{\mathrm{SCK}},}{\mathrm{INT}_{0}, \mathrm{INT}_{1},} \\ & \text { SI, SO, TIMO, }_{\text {OS }}^{1} \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $V_{C C}$ | 1 |
| Stop Mode Hold Voltage | $V_{\text {stop }}$ | $\mathrm{V}_{\text {cc }}$ | 2 |  |  | V | Without 32 kHz oscillator | 5 |
| Current Dissipation in Active Mode | $\mathrm{ICC1}$ | $\mathrm{V}_{\mathrm{cc}}$ |  | 3.5 | 7 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz} \end{aligned}$ | 2, 4 |
|  | $\mathrm{ICC2}$ | $\mathrm{V}_{\mathrm{CC}}$ |  | 6 | 12 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{f}_{\text {osc }}=4 \mathrm{MHz} \text {, analog } \\ & \text { input mode }\left(\mathrm{D}_{12} / \mathrm{D}_{13}\right) \end{aligned}$ | 4,6 |
| Current Dissipation in Standby Mode | $\mathrm{I}_{\text {stby }}$ | $\mathrm{V}_{\mathrm{CC}}$ |  | 1 | 2 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{cC}}=5 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz} \end{aligned}$ | 3,4 |
| Current Dissipation in Sub-Active Mode | $\mathrm{I}_{\text {sub }}$ | $\mathrm{V}_{\mathrm{cc}}$ |  | 150 | 300 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ |  |
|  |  |  |  | 75 | 150 |  | LCD: ON | 7 |
| Current Dissipation in Watch Mode (1) | Iwtc1 | $\mathrm{V}_{\mathrm{CC}}$ |  | 10 | 20 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \mathrm{LCD}: O F F \end{aligned}$ |  |
| Current Dissipation in Watch Mode (2) | Iwtc2 | $\mathrm{V}_{\mathrm{CC}}$ |  | 25 | 50 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & L C D: O N \end{aligned}$ |  |
| Current Dissipation in Stop mode | $\mathrm{I}_{\text {stop }}$ | $\mathrm{V}_{\mathrm{CC}}$ |  | 1 | 10 | $\mu \mathrm{A}$ | $V_{C C}=5 \mathrm{~V}$ <br> Without 32 kHz osc |  |

Notes: 1. Excluding output buffer current.
2. The MCU is in the reset state. Input/output current does not flow.

- MCU in reset state
- RESET, TEST: Vcc
- $\mathrm{D}_{0}-\mathrm{D}_{13}, \mathrm{RO}-\mathrm{R} 3: \mathrm{V}_{\mathrm{Cc}}$

3. The timer operates and input/output current does not flow.

- MCU in standby mode
- Input/output in reset state
- Serial interface: Stop
- RESET: GND
- TEST: VCC
- $\mathrm{D}_{0}-\mathrm{D}_{13}, \mathrm{RO}-\mathrm{R} 3: \mathrm{V}_{\mathrm{cc}}$

4. When fosc $=X \mathrm{MHz}$, estimate the current dissipation as follows:

Max value $\mathrm{f}_{\text {osc }}=\mathrm{X}[\mathrm{MHz}]=\mathrm{X} / 4 \times \max$ value ( $\mathrm{f}_{\text {osc }}=4[\mathrm{MHz}]$ )
5. RAM data retention.
6. $D_{12} / D_{13}$ is in the analog input mode. Input/output current does not flow. $V C_{\text {ref, }} D_{12}, D_{13}$ : GND
7. Applies to the HD404808.

Input/Output Characteristics for Standard Pin
(HD404808: Vcc $=4$ to 6V, HD4074808: $\mathrm{Vcc}_{\mathrm{cc}}=4$ to 5.5 V , GND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to + $75{ }^{\circ} \mathrm{C}$, unless otherwise noted.)

| Item | Symbol Pin |  | min | typ | max | Test Conditions | Unit Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & D_{0}-D_{13} \\ & R 0-R 3 \end{aligned}$ | 0.7 Vcc |  | $\mathrm{V}_{\mathrm{cc}}+0.3$ |  | V |
| Input Low Voltage | VIL | $\begin{aligned} & D_{0}-D_{13} \\ & R 0-R 3 \end{aligned}$ | -0.3 |  | 0.3 Vcc |  | V |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | R0-R3 | $V_{C C}-1.0$ |  |  | $-\mathrm{l}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ | V |
| Pull-up MOS Cunrrent | $-I_{p}$ | RO-R3 | 30 | 100 | 180 | $V_{C C}=5 \mathrm{VV} V_{\text {in }}=0 \mathrm{~V}$ | $\mu \mathrm{A}$ |
| Output Low Voltage | VoL | RO-R3 |  |  | 0.4 | $\mathrm{IOL}^{\text {a }}$ ( 1.6 mA | V |
| Input/Output Leakage Current | $\left\|I_{L L}\right\|$ | $\begin{aligned} & D_{11}-D_{13}, \\ & R O-R 3 \end{aligned}$ |  |  | 1 | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | $\mu \mathrm{A}$ |
|  |  | $\mathrm{D}_{10}$ |  |  | 20 |  |  |
| Input High Voltage | VIHA | $D_{12}, D_{13}$ <br> (Analog Compare mode) | $V C_{\text {ref }}+0.1$ |  |  |  | V |
| Input Low Voltage | VILA | $\mathrm{D}_{12}, \mathrm{D}_{13}$ <br> (Analog Compare mode) |  |  | VC $\mathrm{ref}^{\text {- }} 0.1$ |  | V |
| Analog Input Reference Voltage | $\mathrm{V} \mathrm{C}_{\text {ref }}$ | $V C_{\text {ref }}$ | 0 |  | $V_{c c}-1.2$ |  | V |

Note: Output buffer current is excluded.

Input/Output Characteristics for High Voltage Pin
(HD404808: $\mathrm{V}_{\mathrm{cc}}=4$ to $6 \mathrm{~V}, \mathrm{HD} 4074808$ : $\mathrm{V}_{\mathrm{cc}}=4$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20{ }^{\circ} \mathrm{C}$ to + $75{ }^{\circ} \mathrm{C}$, unless otherwise noted.)

| Item | Symbol Pin |  | $\min$ | typ | $\boldsymbol{\operatorname { m a x }}$ | Test Conditions | Unit Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{D}_{0}-\mathrm{D}_{9}$ | 0.7 VCC |  | $V_{c c}+0.3$ |  | V |
| Input Low Voltage | VIL | $\mathrm{D}_{0}-\mathrm{D}_{9}$ | -0.3 |  | 0.3 Vcc |  | V |
| Output High Voltage | VOH | $\mathrm{D}_{0}-\mathrm{D}_{9}$ | $\mathrm{V}_{\mathrm{cc}}-1.0$ |  |  | $-\mathrm{l}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ | V |
| Pull-up MOS Current | -lp | $\mathrm{D}_{0}-\mathrm{D}_{9}$ | 30 | 100 | 180 | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\text {in }}=0 \mathrm{~V}$ |  |
| Output Low Voltage | VoL | $\mathrm{D}_{0}-\mathrm{D}_{9}$ |  |  | 2.0 | $\begin{aligned} & \mathrm{l}_{\mathrm{OL}}=15 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \text { to } 6 \mathrm{~V} \end{aligned}$ | V |
|  |  |  |  |  | 0.4 | $\mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ | V |
| Input/Output Leakage Current | $\left\|I_{\text {IL }}\right\|$ | $\mathrm{D}_{0}-\mathrm{D}_{9}$ |  |  | 1 | $V_{\text {in }}=0 V-V_{C c}$ | $\mu \mathrm{A} \quad 1$ |

Note: Output buffer current is excluded.

Liquid Crystal Circuit Characteristics
(HD404808: $\mathrm{V}_{\mathrm{cc}}=4$ to 6V, HD4074808: $\mathrm{V}_{\mathrm{Cc}}=4$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to + $75^{\circ} \mathrm{C}$, unless otherwise noted.)

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Segment Driver <br> Voltage Drop | $\mathrm{V}_{\mathrm{ds}}$ | SEG1 to <br> SEG32 |  |  | 0.6 | V | $\mathrm{I}_{\mathrm{d}}=3 \mu \mathrm{~A}$ | 1 |
| Common Driver <br> Voltage Drop | $\mathrm{V}_{\mathrm{dc}}$ | COM1 to <br> COM4 |  |  | 0.3 | V | $\mathrm{I}_{\mathrm{d}}=3 \mu \mathrm{~A}$ | 1 |
| LCD Power <br> Supply Dividing <br> Resistance | $\mathrm{R}_{\text {well }}$ |  | 100 | 300 | 900 | $\mathrm{k} \Omega$ |  |  |
| LCD <br> Voltage | V |  |  |  |  |  |  |  |

Note 1: Voltage drops from pins $V_{1}, V_{2}, V_{3}$, and GND to each segment and common pin.
2. Keep the relation $V_{c c}>V 1>V 2>V 3>G N D$ when $V_{L C D}$ is supplied by external power supply.

AC Characteristics
(HD404808: $\mathrm{V}_{\mathrm{cc}}=4$ to 6V, HD4074808: $\mathrm{V}_{\mathrm{cc}}=4$ to 5.5 V , GND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to + $75^{\circ} \mathrm{C}$, unless otherwise noted.)

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test <br> Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillation Frequency | $\mathrm{f}_{\text {osc }}$ | OSC ${ }_{1}$, OSC $_{2}$ | 1.6 | 4.0 | 4.2 | MHz |  |  |
|  |  | X1, X2 |  | 32.768 |  | kHz |  |  |
| Oscillation Frequency | $\mathrm{f}_{\text {osc }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ (without 32 kHz ) | 0.25 | 4.0 | 4.2 | MHz |  |  |
| Instruction Cycle Time | ${ }^{\text {t cyc }}$ |  | 0.95 | 1 | 2.5 | $\mu \mathrm{S}$ |  |  |
|  |  |  | 0.95 | 1 | 16 |  | without 32 kHz |  |
| Oscillator Stabilization Time | $\mathrm{t}_{\text {RC }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  |  | 40 | ms | Crystal | 1 |
|  |  |  |  |  | 20 | ms | Ceramic Filter fosc $=4 \mathrm{MHz}$ | 1 |
|  |  | $\mathrm{x} 1, \mathrm{x} 2$ |  |  | 3 | s | $\mathrm{T}_{\mathrm{a}}=-10$ to $60^{\circ} \mathrm{C}$ | 2 |
| External Clock Frequency | ${ }^{\text {t }}$ P | $\mathrm{OSC}_{1}$ | 1.6 |  | 4.2 | MHz |  | 3 |
|  |  |  | 0.25 |  | 4.2 | MHz | without 32 kHz | 3 |
| External Clock High | ${ }^{\text {t }}$ CPH | $\mathrm{OSC}_{1}$ | 110 |  |  | ns |  | 3 |
| External Clock Low | ${ }^{\text {t }}$ PL | $\mathrm{OSC}_{1}$ | 110 |  |  | ns |  | 3 |
| External Clock Rise Time | ${ }^{\text {t }}$ Pr | $\mathrm{OSC}_{1}$ |  |  | 20 | ns |  | 3 |
| External Clock Fall Time | ${ }_{\text {t }}^{\text {cPf }}$ | $\mathrm{OSC}_{1}$ |  |  | 20 | ns |  | 3 |
| $\overline{\operatorname{INT}}_{0}$ High Level Width | $\mathrm{tIOH}^{\text {O}}$ | $\overline{\mathrm{NT}} \mathrm{O}_{0}$ | 2 |  |  | $t_{\text {cyc }} /$ tsubcyc |  | 4, 6 |
| $\overline{\text { INT }}_{0}$ Low Level Width | tiol | $\overline{\mathrm{INT}} \mathbf{0}$ | 2 |  |  | $t_{\text {cyc }} /$ ${ }^{\text {tsubayc }}$ |  | 4, 6 |
| ${\overline{\mathbb{N T}_{1}}}_{1}$ High Level Width | $\mathrm{t}_{11 \mathrm{H}}$ | $\overline{\mathrm{INT}}_{1}$ | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 4 |
| $\overline{\operatorname{INT}}_{1}$ Low Level Width | $t_{11}$ | $\mathrm{INT}_{1}$ | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 4 |
| RESET High Level Width | $\mathrm{t}_{\text {RSTH }}$ | RESET | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 5 |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ | $\mathrm{D}_{10}$ |  |  | 90 | pF | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\text {in }}=0 \mathrm{~V}$ | 8 |
|  |  | All pins except $D_{10}$ |  |  | 15 | pF | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{Vin}=0 \mathrm{~V}$ |  |
| RESET Fall Time | $t_{\text {RSTf }}$ |  |  |  | 20 | ms |  | 5 |
| Analog Comparator Stabilization Time | ${ }^{\text {t }}$ CSTB | $\mathrm{D}_{12}, \mathrm{D}_{13}$ |  |  | 2 | $\mathrm{t}_{\text {cyc }}$ |  | 7 |

Notes: 1. Oscillator stabilization time is the time until the oscillator (see Figure 46) stabilizes after Vcc reaches 4.0V after power-on, or after RESET goes high. At power-on or STOP mode release, RESET must be kept high for at least $t_{\text {RC }}$. Since $t_{\text {RC }}$ depends on the ceramic filter's circuit constant and stray capacitance, please get the manufacturer's advice when designing the RESET circuit.
2. Oscillator stabilization time it the time until the oscillator (see Figure 47) stabilizes after $\mathrm{V}_{\mathrm{cc}}$ reaches 4.0 V after power-on. Time required to stabilize the oscillator ( $\mathrm{t}_{\mathrm{RC}}$ ) must be obtained. Since $t_{\text {RC }}$ depends on the crystal circuit constant and stray capacitance, please get the manufacturer's advice.
3. See figure 48.
4. See figure 49. The unit $t_{\mathrm{cyc}}$ is applied when the MCU is in the standby mode or active mode.
5. See figure 50.
6. See figure 49. The unit $t_{\text {subcyc }}$ is applied when the MCU is in the watch mode or sub-active mode. tsubcyc $=244.14 \mu \mathrm{~s}$ (when 32.768 kHz crytal oscillation is used.)
7. Analong comparator stabilization time is the time until the analog comparator stabilizes and correct data can be read after entering $D_{12} / D_{13}$ into analog input mode.
8. The maximum value of the HD404808 is 15 pF .

## Serial Interface Timing Characteristics

Transfer Clock Output
(HD404808: Vcc $=4$ to 6V, HD4074808: Vcc $=4$ to 5.5V, GND $=0 \mathrm{~V}, \mathrm{Ta}=-20^{\circ} \mathrm{C}$ to + $75^{\circ} \mathrm{C}$, unless otherwise noted.)

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer Clock Cycle Time | ${ }_{\text {tscyc }}$ | $\overline{\text { SCK }}$ | 1 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 1.2 |
| Transfer Clock High, Low Level Width | tscku tsCKL | $\overline{\text { SCK }}$ | 0.5 |  |  | ${ }^{\text {tscyc }}$ |  | 1.2 |
| Transfer Clock Rise, Fall Time | $\begin{aligned} & \mathrm{tsCKr}_{\mathrm{r}} \\ & \mathrm{tsCKF}^{2} \end{aligned}$ | SCK |  |  | 100 | ns |  | 1.2 |
| Serial Output Data Delay Time | toso | SO |  |  | 300 | ns |  | 1.2 |
| Serial Input Data Set-up Time | tssi | SI | 200 |  |  | ns |  | 1 |
| Serial Input Data Hold Time | $\mathrm{t}_{\mathrm{HSI}}$ | SI | 150 |  |  | ns |  | 1 |

## Transfer Clock Input

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer Clock Cycle Time | ${ }_{\text {tscyc }}$ | $\overline{\text { SCK }}$ | 1 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 1 |
| Transfer Clock High, Low Level Width | tsckh <br> tsCKL | $\overline{\text { SCK }}$ | 0.5 |  |  | ${ }^{\text {tscyc }}$ |  | 1 |
| Transfer Clock Rise, Fall Time | tsckr <br> tsCKf | $\overline{\text { SCK }}$ |  |  | 100 | ns |  | 1 |
| Serial Output Data Delay Time | toso | SO |  |  | 300 | ns |  | 1.2 |
| Serial Input Data Set-up Time | tssi | SI | 200 |  |  | ns |  | 1 |
| Serial Input Data Hold Time | $\mathrm{t}_{\mathrm{HSI}}$ | SI | 150 |  |  | ns |  | 1 |
| Transfer Clock Completion Detect Time | tsckhd | SCK | 1 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 1,2,3 |

Notes: 1. See figure 51.
2. See figure 52.
3. Thansfer clock completion detect time is the period of higt level after 8 pulses of transfer clock are inputted. SCl interrupt request flag is not set when the next transfer clock is input before transfer clock completion detect time has passed.


Crystal :
$R_{f}: 1 \mathrm{M} \Omega \pm 20 \%$
$\mathrm{C}_{1}: 10 \mathrm{pF} \pm 20 \%$
$\mathrm{C}_{2}: 10 \mathrm{pF} \pm 20 \%$

Ceramic filter oscillator


Ceramic filter: CSA4.00MG (Murata)

$$
\begin{aligned}
& R_{f}: 1 \mathrm{M} \Omega \pm 20 \% \\
& \mathrm{C}_{1}: 30 \mathrm{pF} \pm 20 \% \\
& \mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%
\end{aligned}
$$


$\mathrm{C}_{0}=7 \mathrm{pF}$ max
$\mathrm{R}_{\mathrm{S}}=100 \Omega$ max
$\mathrm{f}=1.0 \sim 4.2 \mathrm{MHz}$

Figure 46. Oscillator Circuit


Figure 47. Oscillator Circuit


Figure 48. Oscillator Timing


Figure 49. Interrupt Timing
$\square$
Figure 50. Reset Timing


* $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$ and 0.8 V are the threshold voltage for transfer clock output. $0.8 V_{c C}$ and $0.2 V_{C C}$ are the threshold voltage for transfer clock input.

Figure 51. Timing Diagram of Serial Interface


Figure 52. Timing Load Circuit

## Electrical Characteristics

## HD40L4808, HD407L4808 Electrical Characteristics

## DC Characteristics

(HD40L4808: $\mathrm{V}_{\mathrm{cc}}=2.7$ to 6V, HD407L4808: $\mathrm{V}_{\mathrm{cc}}=3$ to 5.5 V , GND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted.)

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & \hline \text { RESET, } \overline{\mathrm{SCK}}, \\ & \overline{\mathrm{INT}}_{\mathrm{IN}}^{\mathrm{INT}} \end{aligned}$ | 0.9 V CC |  | $V_{C C}+0.3$ | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | $\mathrm{V}_{C C}-0.3$ |  | $V_{C C}+0.3$ | V |  |  |
| Input Low Voltage | VIL | $\begin{aligned} & \text { RESET, } \overline{\mathrm{SCK}}, \\ & \text { INT }_{0}, \mathrm{SI}, \\ & \mathrm{INT}_{1} \\ & \hline \end{aligned}$ | -0.3 |  | $0.2 \mathrm{~V}_{\mathrm{CC}}$ | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | -0.3 |  | 0.3 | V |  |  |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \hline \overline{\text { SCK, TIMO }} \\ & \text { SO } \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}-1.0$ |  |  | V | $-\mathrm{IOH}=0.5 \mathrm{~mA}$ |  |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \overline{\text { SCK, TIMO }} \\ & \text { SO } \end{aligned}$ |  |  | 0.4 | V | $\mathrm{IOL}=0.4 \mathrm{~mA}$ |  |
| Input/Output <br> Leakage <br> Current | $\left\|\mathrm{I}_{\text {IL }}\right\|$ |  |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | 1 |
| Stop Mode Hold Voltage | $V_{\text {stop }}$ | $V_{\text {cc }}$ | 2 |  |  | V | Without 32 kHz oscillator | 5 |
| Current | ICCl | $V_{\text {cc }}$ |  | 400 | 1000 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 2,4 |
| Dissipation in Active Mode | $\mathrm{I}_{\mathrm{CC2}}$ | $\mathrm{V}_{\text {cc }}$ |  | 1 | 2 | mA | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ analog <br> input mode ( $\mathrm{D}_{12} / \mathrm{D}_{13}$ ) | 4,6 |
| Current Dissipation in Standby Mode | $\mathrm{I}_{\text {stby }}$ | $\mathrm{V}_{\mathrm{CC}}$ |  | 200 | 500 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 3,4 |
| Current Dissipation in | $\mathrm{I}_{\text {sub }}$ | $\mathrm{V}_{\mathrm{CC}}$ |  | 50 | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}$ |  |
| Sub-Active Mode |  |  |  | 35 | 70 |  | LCD: ON | 7 |
| Current Dissipation in Watch Mode (1) | Iwtc1 | Vcc |  | 5 | 15 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} \\ & \text { LCD: OFF } \end{aligned}$ |  |
| Current Dissipation in Watch Mode (2) | $\mathrm{I}_{\text {wtc2 }}$ | $V_{C C}$ |  | 15 | 35 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{C C}=3 V \\ & L C D: O N \end{aligned}$ |  |
| Current Dissipation in Stop mode | $I_{\text {stop }}$ | $\mathrm{V}_{\mathrm{CC}}$ |  | 1 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} \\ & \text { Without } 32 \mathrm{kHz} \text { osc } \end{aligned}$ |  |

Notes: 1. Excluding output buffer current.
2. The MCU is in the reset state. Input/output current does not flow.

- MCU in reset state
- RESET, TEST: Vcc
- $\mathrm{D}_{0}-\mathrm{D}_{13}, \mathrm{RO}-\mathrm{R} 3: \mathrm{V}_{\mathrm{cc}}$

3. The timer operates and input/output current does not flow.

- MCU in standby mode
- Input/output in reset state
- Serial interface: Stop
- RESET: GND
- TEST: Vcc
- $\mathrm{D}_{0}-\mathrm{D}_{13}, \mathrm{RO}-\mathrm{R} 3: \mathrm{V}_{\mathrm{Cc}}$

4. $\mathrm{fosc}=400 \mathrm{kHz}$
5. RAM data retention.
6. $D_{12} / D_{13}$ is in the analog input mode. Input/output current does not flow. $V C_{\text {ref }}, D_{12}, D_{13}$ : GND
7. Applies to the HD404808.

Input/Output Characteristics for Standard Pin
(HD40L4808: $\mathrm{V}_{\mathrm{cc}}=2.7$ to 6V, HD407L4808: $\mathrm{V}_{\mathrm{cc}}=3$ to 5.5 V , GND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20{ }^{\circ} \mathrm{C}$ to $+75{ }^{\circ} \mathrm{C}$, unless otherwise noted.)

| Item | Symbol Pin |  | min | typ | max | Test Conditions | Unit Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & D_{0}-D_{13} \\ & R 0-R 3 \end{aligned}$ | 0.7 V cc |  | $\mathrm{V}_{\mathrm{Cc}}+0.3$ |  | V |
| Input Low Voltage | VIL | $\begin{aligned} & D_{0}-D_{13} \\ & R O-R 3 \end{aligned}$ | -0.3 |  | 0.3 Vcc |  | V |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | RO-R3 | $V_{C C}-1.0$ |  |  | $-\mathrm{l}_{\mathrm{OH}}=0.5 \mathrm{~mA}$ | V |
| Pull-up MOS Cunrrent | - Ip | RO-R3 | 5 | 40 | 90 | $V_{c c}=3 \mathrm{~V} V_{\text {in }}=0 \mathrm{~V}$ | $\mu \mathrm{A}$ |
| Output Low Voltage | VoL | RO-R3 |  |  | 0.4 | $\mathrm{l}_{\mathrm{OL}}=0.4 \mathrm{~mA}$ | V |
| Input/Output Leakage Current | $\left\|I_{\text {IL }}\right\|$ | $\begin{aligned} & D_{11}-D_{13}, \\ & R O-R 3 \end{aligned}$ |  |  | 1 | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | $\mu \mathrm{A}$ |
|  |  | $\mathrm{D}_{10}$ |  |  | 20 |  |  |
| Input High Voltage | VIHA | $\mathrm{D}_{12}, \mathrm{D}_{13}$ (Analog Compare mode) | $V C_{\text {ref }}+0.1$ |  |  |  | V |
| Input Low Voltage | VILA | $\mathrm{D}_{12}, \mathrm{D}_{13}$ (Analog Compare mode) |  |  | VC $\mathrm{ref}^{-0.1}$ |  | V |
| Analog Input Reference Voltage | $\mathrm{V} \mathrm{C}_{\text {ref }}$ | $V C_{\text {ref }}$ | 0 |  | $\mathrm{V}_{C C}-1.2$ |  | V |

Note: Output buffer current is excluded.

Input/Output Characteristics for High Voltage Pin
(HD40L4808: $\mathrm{V}_{\mathrm{Cc}}=2.7$ to 6V, HD407L4808: $\mathrm{V}_{\mathrm{Cc}}=3$ to 5.5 V , GND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20{ }^{\circ} \mathrm{C}$ to $+75{ }^{\circ} \mathrm{C}$, unless otherwise noted.)

| Item | Symbol | Pin | min | typ | max | Test Conditions | Unit Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{D}_{0}-\mathrm{D}_{9}$ | 0.7 VCc |  | $\mathrm{V}_{\mathrm{cc}}+0.3$ |  | V |
| Input Low Voltage | VIL | $\mathrm{D}_{0}-\mathrm{D}_{9}$ | -0.3 |  | 0.3 VCC |  | V |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{D}_{0}-\mathrm{D}_{9}$ | $\mathrm{V}_{\mathrm{cc}}-1.0$ |  |  | $-\mathrm{l}_{\mathrm{OH}}=0.5 \mathrm{~mA}$ | V |
| Pull-up MOS Current | - Ip | $\mathrm{D}_{0}-\mathrm{D}_{9}$ | 5 | 40 | 90 | $\mathrm{V}_{\text {cc }}=3 \mathrm{~V}, \mathrm{~V}_{\text {in }}=0 \mathrm{~V}$ |  |
| Output Low Voltage | VOL | $\mathrm{D}_{0}-\mathrm{D}_{9}$ |  |  | 2.0 | $\begin{aligned} & \mathrm{l} \mathrm{OL}=15 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{to} 6 \mathrm{~V} \end{aligned}$ | V |
|  |  |  |  |  | 0.4 | $\mathrm{l}_{\mathrm{OL}}=0.4 \mathrm{~mA}$ | V |
| Input/Output Leakage Current | $\left\|I_{\text {IL }}\right\|$ | $\mathrm{D}_{0}-\mathrm{D}_{9}$ |  |  | 1 | $V_{\text {in }}=O V-V_{C C}$ | $\mu \mathrm{A} \quad 1$ |

Note: Output buffer current is excluded.

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Segment Driver Voltage Drop | $V_{\text {ds }}$ | $\begin{aligned} & \text { SEG1 to } \\ & \text { SEG32 } \end{aligned}$ |  |  | 0.6 | V | $\mathrm{I}_{\mathrm{d}}=3 \mu \mathrm{~A}$ | 1 |
| Common Driver Voltage Drop | $V_{\text {dc }}$ | COM1 to COM4 |  |  | 0.3 | V | $\mathrm{I}_{\mathrm{d}}=3 \mu \mathrm{~A}$ | 1 |
| LCD Power Supply Dividing Resistance | $\mathrm{R}_{\text {well }}$ |  | 100 | 300 | 900 | k $\Omega$ |  |  |
| LCD <br> Voltage | $\mathrm{V}_{\text {LCD }}$ | V1 |  |  | V cc | V |  | 2, 3 |

Note 1: Voltage drops from pins $V_{1}, V_{2}, V_{3}$, and GND to each segment and common pin.
2. Keep the relation $\mathrm{V}_{\mathrm{cc}}>\mathrm{V} 1>\mathrm{V} 2>\mathrm{V} 3>\mathrm{GND}$ when $\mathrm{V}_{\mathrm{LCD}}$ is supplied by external power supply.
3. $V_{\text {LCD }} \min =2.7 \mathrm{~V}$ (HD40L4808)
$V_{\text {LCD }} \min =3 \mathrm{~V}$ (HD407L4808)

## AC Characteristics

(HD40L4808: $\mathrm{Vcc}_{\mathrm{cc}}=2.7$ to 6 V , HD407L4808: $\mathrm{V}_{\mathrm{cc}}=3$ to 5.5 V , $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted.)

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillation Frequency | $\mathrm{f}_{\text {osc }}$ | $\mathrm{OSC}_{1}, \mathrm{osC}_{2}$ | 0.25 | 0.8 | 0.9 | MHz |  |  |
|  |  | X1, X2 |  | 32.768 |  | kHz |  |  |
| Instruction Cycle Time | $\mathrm{t}_{\text {cyc }}$ |  | 4.45 | 5 | 16 | $\mu \mathrm{s}$ |  |  |
| Oscillator Stabilization Time | $\mathrm{t}_{\mathrm{RC}}$ | $\mathrm{osc}_{1}, \mathrm{osc}_{2}$ |  |  | 30 | ms | $\mathrm{f}_{\text {osc }}=400 \mathrm{kHz}$ | 1 |
|  |  |  |  |  | 30 | ms | $\mathrm{fosc}=800 \mathrm{kHz}$ | 1 |
|  |  | $\mathrm{X} 1, \mathrm{X} 2$ |  |  | 3 | s | $\mathrm{T}_{\mathrm{a}}=-10$ to $60^{\circ} \mathrm{C}$ | 2 |
| External clock Frequency | $\mathrm{f}_{\mathrm{CP}}$ | $\mathrm{OSC}_{1}$ | 0.25 |  | 0.9 | MHz |  |  |
| External Clock High | ${ }_{\text {t }}$ | $\mathrm{OSC}_{1}$ | 525 |  |  | ns |  | 3 |
| External Clock Low | ${ }^{\text {t }}$ PPL | $\mathrm{OSC}_{1}$ | 525 |  |  | ns |  | 3 |
| External Clock Rise Time | ${ }_{\text {t }}^{\text {cPr }}$ | $\mathrm{OSC}_{1}$ |  |  | 30 | ns |  | 3 |
| External Clock Fall Time | ${ }^{\text {t }}$ PPf | $\mathrm{osc}_{1}$ |  |  | 30 | ns |  | 3 |
| $\overline{\mathrm{INT}}_{0}$ High Level Width | $\mathrm{tIOH}^{\text {H }}$ | INTo | 2 |  |  | $\mathrm{t}_{\mathrm{cyc}} /$ tsubcyc |  | 4, 6 |
| $\overline{\mathrm{INT}}_{0}$ Low Level Width | tiol | $\overline{\mathrm{INT}}_{0}$ | 2 |  |  | $\mathrm{t}_{\mathrm{cyc}} /$ tsubcyc |  | 4, 6 |
| $\overline{\operatorname{INT}}_{1}$ High Level Width | $\mathrm{t}_{11 \mathrm{H}}$ | $\overline{\mathrm{INT}}_{1}$ | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 4 |
| $\overline{\operatorname{NNT}}_{1}$ Low Level Width | $t_{112}$ | $\overline{\mathrm{INT}}_{1}$ | 2 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 4 |
| RESET High Level Width | $\mathrm{t}_{\text {RSTH }}$ | RESET | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 5 |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ | $\mathrm{D}_{10}$ |  |  | 90 | pF | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\text {in }}=0 \mathrm{~V}$ | 8 |
|  |  | All pins except $D_{10}$ |  |  | 15 | pF | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\text {in }}=0 \mathrm{~V}$ |  |
| RESET Fall Time | $t_{\text {RST }}$ |  |  |  | 20 | ms |  | 5 |
| Analog Comparator Stabilization Time | ${ }_{\text {tcstb }}$ | $\mathrm{D}_{12}, \mathrm{D}_{13}$ |  |  | 2 | $\mathrm{t}_{\mathrm{cyc}}$ |  | 7 |

Notes: 1. Oscillator stabilization time is the time until the oscillator stabilizes after $\mathrm{V}_{\mathrm{cc}}$ reaches 2.7 V (HD407L4808: $V_{c c}$ is 3.0 V ) after power-on, or after RESET goes high. At power-on or STOP mode release, RESET must be kept high for at least $t_{\text {RC }}$. Since $t_{\text {Rc }}$ depends on the ceramic filter's circuit constant and stray capacitance, please get the manufacturer's advice when designing the RESET circuit.
2. Oscillation stabilization time it the time until the oscillator stabilizes after $\mathrm{V}_{\mathrm{cc}}$ reaches 2.7 V (HD407L4808: $\mathrm{V}_{\mathrm{cc}}$ is 3.0 V ) after power-on. Time required to stabilize the oscillator ( $\mathrm{t}_{\mathrm{Rc}}$ ) must be obtained. Since $t_{R C}$ depends on the crystal circuit constant and stray capacitance, please get the manufacturer's advice.
3. See figure 53.
4. See figure 54. The unit $\mathrm{t}_{\mathrm{cyc}}$ is applied when the MCU is in the standby mode or active mode.
5. See figure 55.
6. See figure 54. The unit tsubcyc is applied when the MCU is in the watch mode or sub-active mode. t $_{\text {SUBcyc }}=244.14 \mu \mathrm{~s}$ (when 32.768 kHz crystal oscillation is used.)
7. Analong comparator stabilization time is the time until the analog comparator stabilizes and correct data can be read after entering $D_{12} / D_{13}$ into analog input mode.
8. The maximum value of the HD40L4808 is 15 pF .

## Serial Interface Timing Characteristics

```
Transfer Clock Output
(HD40L4808: Vcc \(=2.7\) to 6 V , HD407L4808: \(\mathrm{V}_{\mathrm{cc}}=3\) to 5.5 V , GND \(=0 \mathrm{~V}, \mathrm{Ta}=-20^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\), unless otherwise noted.)
```

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer Clock Cycle Time | ${ }_{\text {tscyc }}$ | $\overline{\text { SCK }}$ | 1 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 1.2 |
| Transfer Clock High, Low Level Width | tscku tsckl | $\overline{\text { SCK }}$ | 0.5 |  |  | ${ }_{\text {tscyc }}$ |  | 1.2 |
| Transfer Clock Rise, Fall Time | ${ }^{\text {tsCKr }}$ <br> tsckf | $\overline{\text { SCK }}$ |  |  | 200 | ns |  | 1.2 |
| Serial Output Data Delay Time | toso | SO |  |  | 500 | ns |  | 1.2 |
| Serial Input Data Set-up Time | tssi | SI | 300 |  |  | ns |  | 1 |
| Serial Input Data Hold Time | $\mathrm{t}_{\mathrm{HSI}}$ | SI | 300 |  |  | ns |  | 1 |

## Transfer Clock Input

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer Clock Cycle Time | ${ }^{\text {tscyc }}$ | $\overline{\text { SCK }}$ | 1 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 1 |
| Transfer Clock <br> High, Low Level Width | tsckn <br> tsckl | SCK | 0.5 |  |  | ${ }^{\text {tscyc }}$ |  | 1 |
| Transfer Clock Rise, Fall Time | ${ }^{\text {tsCKI }}$ <br> tsckf | SCK |  |  | 200 | ns |  | 1 |
| Serial Output Data Delay Time | toso | SO |  |  | 500 | ns |  | 1.2 |
| Serial Input Data Set-up Time | tssi | SI | 300 |  |  | ns |  | 1 |
| Serial Input Data Hold Time | $\mathrm{t}_{\mathrm{HSI}}$ | SI | 300 |  |  | ns |  | 1 |
| Transfer Clock Completion Detect Time | tscknd | SCK | 1 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ |  | 1, 2, 3 |

Notes: 1. See figure 56.
2. See figure 57.
3. Thansfer clock completion detect time is the period of high level after 8 pulses of transfer clock are inputted. SCI interrupt request flag is not set when the next transfer clock is input before transfer clock completion detect time has passed.


Figure 53. Oscillator Timing


Figure 54. Interrupt Timing
$\square$
Figure 55. Reset Timing

${ }^{*} \mathrm{~V}_{\mathrm{cc}}-0.5 \mathrm{~V}$ and 0.4 V are the threshold voltage for transfer clock output. $0.9 \mathrm{~V}_{\mathrm{cc}}$ and 0.1 V cc are the threshold voltage for transfer clock input.

Figure 56. Timing Diagram of Serial Interface


Figure 57. Timing Load Circuit

HD404808
Option List

| Date of Order |  |
| :--- | :--- |
| Customer |  |
| Dept. |  |
| Name |  |
| ROM Code Name |  |
| LSI Type Number |  |
| Hitachi's Entry | HD404808 |

NOTE: Please enter check marks in $\square(\square, \times, \vee)$.
(1) Functional Option

| $\square$ | With 32 kHz CPU Operation and with a Watch Time Base |
| :--- | :--- |
| $\square$ | Without 32 kHz CPU Operation and with a Watch Time Base |
| $\square$ | Without 32 kHz CPU Operation and without a Watch Time Base |

(2) Package

| $\square$ | FP-80A |
| :--- | :--- |
| $\square$ | FP-80B |

(3) ROM Code Media

| ROM Code Media |
| :--- |
| $\quad$ EPROM On-Package Microcomputer Type |

(4) Oscillator

| HD404808 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Main | $\square$ | Crystal Oscillator | $(f=$ | $\mathrm{MHz})$ |
|  | $\square$ | Ceramic Filter Oscillator | $(f=$ | $\mathrm{MHz})$ |
|  | $\square$ | External Clock | $(f=$ | $\mathrm{MHz})$ |
| Sub | $\square$ | 32.768 kHz Crystal Oscillator |  |  |
|  | $\square$ | Not Used |  |  |

## HITACHI

## HD40L4808

Option List

| Date of Order |  |
| :--- | :--- |
| Customer |  |
| Dept. |  |
| Name |  |
| ROM Code Name |  |
| LSI Type Number |  |
| Hitachi's Entry | HD40L4808 |

NOTE: Please enter check marks in $\square(\square, \times, \checkmark)$.
(1) Functional Option

| $\square$ | With 32 kHz CPU Operation and with a Watch Time Base |
| :--- | :--- |
| $\square$ | Without 32 kHz CPU Operation and with a Watch Time Base |
| $\square$ | Without 32 kHz CPU Operation and without a Watch Time Base |

(2) Package

| $\square$ | FP-80A |
| :--- | :--- |
| $\square$ | FP-80B |

(3) ROM Code Media

## ROM Code Media

EPROM On-Package Microcomputer Type
(4) Oscillator

| HD40L4808 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Main | $\square$ | Ceramic Filter Oscillator ( $\mathbf{f}=$ | $\mathrm{kHz})$ |  |
|  | $\square$ | External Clock | $(\mathbf{f}=$ | $\mathrm{kHz})$ |
| Sub | $\square$ | 32.768 kHz Crystal Oscillator |  |  |
|  | $\square$ | Not Used |  |  |
|  |  |  |  |  |

The HD404918 CMOS 4－bit single－chip microcomputer in the HMCS400 series incorporates ROM，RAM，I／O，and timer／ counter and contain high－voltage I／O pins including high－current output pins．

## Features

－4－bit architecture
－ 8192 words of 10 －bit ROM
－ 512 digits of 4－bit RAM
－ $35 \mathrm{I} / \mathrm{O}$ pins，including 27 high－voltage I／O pins（12 V max）
－Timer／counter
－11－bit prescaler
－8－bit auto－reload timer／event counter （timer B）
－Three interrupt sources
－External： 2
－Timer／counter： 1
－Subroutine stack
－Up to 16 levels including interrupts
－Minimum instruction execution time： $1.78 \mu \mathrm{~s}$
－Low power dissipation modes
－Standby：Stops instruction execution while allowing clock oscillation and interrupt functions to operate
－Stop：Stops instruction execution and clock oscillation while retaining RAM data
－On－chip oscillator
－Crystal or ceramic filter External Clock input
－Standard 42－pin dual in－line plastic package
－Instruction set compatible with HMCS412； 100 instructions
－High programming efficiency with 10－bit／ word ROM： 78 single－word instructions
－Direct branch to all RAM areas
－Direct or indirect addressing of all RAM areas
－Subroutine nesting up to 16 levels includ－ ing interrupts
－Binary and BCD arithmetic operations
－Powerful logical arithmetic operations
－Pattern generation／table lookup capabil－ ity
－Bit manipulation for both RAM and I／O

## Program Development Support Tools

－Cross assembler and simulator software for use with IBM PCs and compatibles
－In circuit emulator for use with IBM PC HD40P4919 with the following fixed options：
－I／O pin：NMOS open drain
－Oscillator：ceramic filter oscillator （externally drivable）
－Timing generator divider：Divide by 8
－Package：standard 42－pin dual in－line ceramic package

Note：Support tools are under development．

## Pin Arrangement

| $\mathrm{D}_{12} \square_{10}$ | $42 \square \mathrm{D}_{11}$ |
| :---: | :---: |
| $\mathrm{D}_{13} \mathrm{H}_{2}$ | 41 万D ${ }^{10}$ |
| D14 ${ }^{-1}$ | 40 号 ${ }^{\text {D }}$ |
| GND－ 4 | 39 صD8 |
| $\mathrm{RO} \mathrm{O}_{5} \square_{5}$ | 38 صD7 |
| RO，$\square^{6}$ | ${ }^{37}$ คD6 |
| $\mathrm{RO}_{2} \mathrm{C}_{7}$ | ${ }^{36}$ صD5 |
| $\mathrm{RO}_{3} \mathrm{H}_{8}$ |  |
| R1．$\square^{9}$ | ${ }^{34}$ คD3 |
| R11团 10 | ${ }^{33}$ 目2 |
| R12 $\mathrm{S}_{11}$ | ${ }^{32}$ ДD1 |
| R13 ${ }^{12}$ | 31 صDo |
| R20 $\square_{13}^{13}$ | ${ }^{30}$ Д $\mathrm{V}_{\mathrm{cc}}$ |
| R2 ${ }_{1} \square_{14}$ | 29 万OSC 2 |
| $\mathrm{R2} 22^{\mathrm{R}^{15}}$ | 28 ص${ }^{\text {OSC }} 1$ |
| $\mathrm{R2}_{3} \mathrm{C}_{1}^{16}$ | 27 ¢TEST |
| $\mathrm{R3}_{0} \mathrm{R}^{17}$ | 26 局RESET |
| R31 $\square_{1}^{18}$ | 25 ¢R43 |
| $\mathrm{R3}_{2} /$ NTT0 $^{\text {NT }}{ }^{19}$ | 24R42 |
| $\mathrm{R3}_{3} / \overline{\mathrm{NT}} \mathrm{S}^{20}$ |  |
| GND $\square^{21}$ | 22 且40 |
| （DP－42） |  |
| （Top View） |  |

## Block Diagram



Notes: 1. When "without pull-up MOS" is selected by mask option,
$\mathrm{D}_{0}-\mathrm{D}_{14}, \mathrm{RO}, \mathrm{R} 3$, and R4 Can be used as high voltage pins.
2. When "with pull-up MOS" or "CMOS" is selected by mask option, $D_{0}-D_{14}, R 0, R 3$, and R4 are the same as standard pins.
3. R1 and R2 have only "without pull-up MOS" mask option and they are high current pins.

## Pin Description

## GND, Vcc (Power Supply)

GND and $V_{C C}$ are the power supply pins for the MCU. Connect the GND to the ground ( 0 V ) and apply the $\mathrm{V}_{\mathrm{Cc}}$ power supply voltage to the $\mathrm{V}_{\mathrm{CC}} \mathrm{pin}$.

## TEST (Test)

TEST isfor test purposes only. Connect it to VCc.

## RESET (Reset)

RESET resets the MCU. For details, see Reset section.

## OSC $_{\mathbf{1}}$, OSC $_{\mathbf{2}}$ (Oscillator Connections)

$\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ are input pins for the internal oscillator circuit. They can be connected to a crystal resonator, ceramic filter resonator, or external oscillator circuits. For details, see Internal Oscillator Circuit section.
$\mathbf{D}_{\mathbf{0}}-\mathrm{D}_{14}$ (D Port)
The $D$ port is an input/output port addressed by the bit. These 15 pins are all input/output pins. $D_{0}$ to $D_{14}$ are high-voltage pins. The circuit type for each pin can be selected using a mask option. For details, see Input/Output section.
 R40-R43 (R Ports)

R0 to R4 are 4-bit I/O ports. RO is an output port, and R1 to R4 are I/O ports. R0, R3, and R4 are high-voltage ports, and R1 and R2 are high current ports. Each pin has a mask option which selects its circuit type. The pins $\mathrm{R}_{2}, \mathrm{R}_{3}$ of port R3 are multiplexed with $\mathrm{INT}_{0}$ and $\overline{\mathrm{INT}}_{1}$ respectively. For details, see Input/ Output section.

## $\overline{\text { INT }}_{\mathbf{0}}, \overline{\text { INT }}_{1}$ (Interrupts)

$\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ are external interrupts for the MCU. $\overline{\mathrm{INT}}_{1}$ can be used as an external event input pin for timer B. $\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ are multiplexed with $\mathrm{R} 3_{2}$ and $\mathrm{R}_{3}$ respectively. For details, see Interrupt section.

## Functional Description

## ROM Memory Map

The MCU includes 8192 words $\times 10$ bits of ROM. ROM is described in the following paragraphs and the ROM memory map (figure 1).

Vector Address Area ( $\mathbf{\$ 0 0 0 0}$ to $\mathbf{\$ 0 0 0 F}$ ): Locations $\$ 0000$ through $\$ 000 \mathrm{~F}$ are reserved for JMPL instructions to branch to the starting address of the initialization program and of the interrupt service programs. After a reset or interrupt routine is serviced, the program is executed from the vector address.

Zero-Page Subroutine Area (\$0000 to \$003F): Locations \$0000 through \$003F are reserved for subroutines. CAL instructions branch to subroutines.

Pattern Area ( $\mathbf{\$ 0 0 0 0}$ to \$0FFF): Locations $\$ 0000$ through $\$ 0 \mathrm{FFF}$ are reserved for ROM data. $P$ instructions allow referring to the ROM data as a pattern.

Program Area (\$0000 to \$1FFF): Locations from $\$ 0000$ to $\$ 1 \mathrm{FFF}$ can be used for program code.


Figure 1. ROM Memory Map

## RAM Memory Map

The MCU includes 512 digits of 4-bit RAM as the data and stack area. In addition to these areas, interrupt control bits and special function registers are also mapped on the RAM memory space. RAM memory map (figure 2) is described in the following paragraphs.

Interrupt Control Bit Area ( $\mathbf{\$ 0 0 0}$ to $\mathbf{\$ 0 0 3 \text { ): }}$ The interrupt control bit area (figure 3) is used for interrupt controls. It is accessible only by a RAM bit manipulation instruction.

However, the interrupt request flag cannot be set by software. The RSP bit is used only to reset the stack pointer.

Special Function Registers Area (\$004 to SOOB): The special function registers are the mode or data registers for the external interrupt, and the timer/counter. These registers are classified into three types: write-only, read-only, and read/write as shown in figure 2. These registers cannot be accessed by RAM bit manipulation instructions.


Figure 2. RAM Memory Map

Data Area (\$020 to \$1DF): 16 digits, $\$ 020$ through $\$ 02 \mathrm{~F}$, in the data area are called memory registers (MR) and are accessible by LAMR and XMRA instructions (figure 4).

Stack Area (\$3C0 to S3FF): Locations \$3C0 through $\$ 3 F F$ are reserved for LIFO stacks to save the contents of the program counter (PC), status (ST) and carry (CA) when su-
broutine calls (CAL-instruction, CALLinstruction) and interrupts are serviced. This area can be used as a 16 nesting level stack in which one level requires 4 digits. Figure 4 shows the save condition. The program counter is restored by RTN and RTNI instructions. Status and carry are restored only by the RTNI instruction. This area, when not used for a stack, is available as a data area.

| 0 | bit 3 | bit 2 | bit 1 | bit 0 | \$000 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { IMO } \\ \left.(\mathrm{IM} \text { of } \overline{\mathrm{INT}})_{0}\right) \end{gathered}$ | $\begin{gathered} \text { IFO } \\ \text { (IF of } \overline{\mathrm{INT}} \text { ) } \end{gathered}$ | RSP <br> (Reset SP Bit) | $\begin{gathered} \text { I/E } \\ \text { (Interrupt Enable Flag) } \end{gathered}$ |  |
| 1 | Not Used | Not Used | $\begin{gathered} \mathrm{IM} 1 \\ \left(\mathrm{IM} \text { of } \overline{\mathrm{INT}_{1}}\right) \end{gathered}$ | $\frac{\mathrm{IF} 1}{\left(\mathrm{IF} \text { of } \overline{\mathrm{INT}}_{1}\right. \text { ) }}$ | \$001 |
| 2 | Not Used | Not Used | IMTB <br> (IM of Timer B) | $\begin{gathered} \text { IFTB } \\ \text { (IF of Timer B) } \end{gathered}$ | \$002 |
| 3 | Not Used | Not Used | Not Used | Not Used | \$003 |
| IF: <br> IM: <br> I/E: <br> SP: | Interrupt Request Flag Interrupt Mask Interrupt Enable Flag Stack Pointer |  |  |  |  |
| Note: | Each bit in the interrupt control bits area is set by the SEM/SEMD instruction, is reset by the REM/ REMD instruction, and is tested by the TM/TMD instruction. They are not affected by other instructions. Furthermore the interrupt request flag is not affected by the SEM/SEMD instruction. The content of status becomes invalid when "Not Used" bits or the RSP bit are tested by a TM or TMD instruction. |  |  |  |  |

Figure 3. Interrupt Control Bit Area Configuration


Figure 4. Configuration of Memory Register, Stack Area and Stack Position

## Registers and Flags

The MCU has nine registers and two flags for CPU operations (figure 5).

Accumulator (A), B Register (B): The 4-bit accumulator and $B$ register hold the results of the arithmetic logic unit (ALU), and transfer data to/from memories, I/O, and other registers.

W Register (W), X Register (X), Y Register ( $\mathbf{Y}$ ): The W register is a 2 -bit, and the X and $Y$ registers are 4 -bit registers used for indirect addressing of RAM. The Y register is also used for $D$ port addressing.

SPX Register (SPX), SPY Register (SPY): The 4-bit registers SPX and SPY assist the X and $Y$ registers respectively.

Carry (CA): The carry (CA) stores the overflow from ALU generated by an arithmetic operation. It is also affected by SEC, REC, ROTL and ROTR instructions.

During interrupt servicing, carry is pushed onto the stack. It is restored by a RTNI instruction, but not by a RTN instruction.

Status (ST): The status (ST) holds the ALU overflow, ALU non-zero, and the results of bit
test instruction for the arithmetic or compare instructions. It is a branch condition of the BR, BRL, CAL, or CALL instructions. The value of the status remains unchanged until the next arithmetic, compare, or bit test instruction is executed. Status becomes 1 after the BR, BRL, CAL, or CALL instruction whether it is executed or skipped. During interrupt servicing, status is pushed onto the stack and restored back from the stack by a RTNI instruction, but not by a RTN instruction.

Program Counter (PC): The program counter is a 14 -bit binary counter which controls the sequence in which the instructions stored in ROM are executed.

Stack Pointer (SP): The stack pointer (SP) is used to point to the address of the next stacking area (up to 16 levels).

The stack pointer is initialized to RAM address $\$ 3 F F$. It is decremented by 4 when data is pushed onto the stack, and incremented by 4 when data is restored from it. The stack can only be used up to 16 levels deep because the upper 4 bits of the stack pointer are fixed at 1111.

The stack pointer is initialized to \$3FF by either MCU reset or the RSP bit reset by a REM/REMD instruction.


Figure 5. Registers and Flags

## (0) HITACHI

## Interrupt

Three interrupt sources are available on the MCU: external requests ( $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}$ ), and timer/counter (timer B). For each source, an interrupt request flag (IF), interrupt mask (IM), and interrupt vector addresses are provided to control and maintain the interrupt request. The interrupt enable flag (IE) is also used to control interrupt operations.

Interrupt Control Bits and Interrupt Service: The interrupt control bits are
mapped on $\$ 000$ through $\$ 003$ of the RAM space. They are accessible by RAM bit manipulation instructions. (The interrupt request flag (IF) cannot be set by software.) The interrupt enable flag (IE) and IF are cleared to 0 , and the interrupt mask (IM) is set to 1 at initialization by MCU reset.

Figure 6 is a block diagram of the interrupt control circuit. Table 1 shows the interrupt priority and vector addresses, and table 2 shows the interrupt conditions corresponding to each interrupt source.

Table 1. Vector Addresses and Interrupt Priority

| Reset, Interrupt | Priority | Vector addresses |
| :--- | :--- | :--- |
| RESET | - | $\$ 0000$ |
| $\overline{\mathrm{INT}}_{0}$ | 1 | $\$ 0002$ |
| $\overline{\mathrm{INT}}_{1}$ | 2 | $\$ 0004$ |
| Timer B | 3 | $\$ 0008$ |

Table 2. Conditions of Interrupt Service

| Interrupt Control Bit | $\overline{\mathbf{I N T}_{0}}$ | $\overline{\mathrm{INT}}_{1}$ | Timer B |
| :---: | :---: | :---: | :---: |
| I/E | 1 | 1 | 1 |
| IFO. $\overline{\text { IMO }}$ | 1 | 0 | 0 |
| IF1. $\overline{\mathrm{IM} 1}$ | * | 1 | 0 |
| IFTB-IMTB | * | * | 1 |

Notes: Don't care


Figure 6. Interrupt Control Circuit Block Diagram

The interrupt request is generated when the IF is set to 1 and IM is 0 . If the IE is 1 at this time, the interrupt will be activated and vector addresses will be generated from the priority PLA corresponding to the interrupt sources.

Figure 7 shows the interrupt service sequence, and figure 8 shows the interrupt service flowchart. If an interrupt is requested, the instruction being executed finishes in the first cycle. The IE is reset in the second cycle. In the second and third cycles, the carry, status, and program counter are pushed onto the stack. In the third cycle, the instruction is re-executed after the MCU jumps to the vector address.

In each vector address, program a JMPL instruction to branch to the starting address of the interrupt service program. The IF which caused the interrupt service must be reset by software in the interrupt service program.

Interrupt Enable Flag (I/E: \$000 bit 0): The interrupt enable flag enables/disables interrupt requests as shown in table 3. It is reset by interrupt servicing and set by the RTNI instruction.

External Interrupts ( $\overline{I N T}_{0}, \overline{\text { INT }}_{1}$ ): The external interrupt request inputs ( $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}$ ) can be selected by the port mode register
(PMR: \$004). Setting bit 3 and bit 2 of PMR causes $\mathrm{R}_{3} / \overline{\mathrm{INT}}_{1}$ pin and $\mathrm{R}_{2} / \overline{\mathrm{INT}}_{0}$ pin to be used as $\overline{\mathrm{INT}}_{1}$ pin and $\overline{\mathrm{INT}}_{0}$ pin respectively.

The external interrupt request flags (IF0, IF1) are set at the falling edge of $\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ inputs. (Refer to table 4.)

The $\overline{\mathrm{INT}}_{1}$ input can be used as a clock signal input to timer B. Then, timer B counts up at each falling edge of the $\overline{\mathrm{INT}}_{1}$ input. When $\overline{\mathrm{INT}}_{1}$ is useal as timer B external event input, external interrupt mask (IM1) has to be set so that the interrupt request by $\overline{\mathrm{INT}}_{1}$ will not be accepted. (Refer to table 5.)

External Interrupt Request Flags (IFO: \$000 bit 2, IF1: \$001 bit 0): The external interrupt request flags (IFO, IF1) are set at the falling edge of the $\overline{\mathrm{INT}}_{0}$, and $\overline{\mathrm{INT}}_{1}$ inputs respectively.

External Interrupt Masks (IMO: \$000 bit 3, IM1: \$001 bit 1): The external interrupt masks mask the external interrupt requests.

Port Mode Register (PMR: S004): The port mode register is a 4-bit write-only register which controls the $\mathrm{R3}_{2} / \overline{\mathrm{INT}}_{0}$ pin, and $\mathrm{R3}_{3} /$ $\mathrm{INT}_{1}$ pin as shown in table 6. The port mode register will be initialized to $\$ 0$ by MCU reset. These pins are therefore initially used as ports.

## Table 3. Interrupt Enable Flag

| Interrupt Enable Flag | Interrupt Enable/Disable |
| :--- | :--- |
| 0 | Disable |
| 1 | Enable |

Table 4. External Interrupt Request Flag

| Ex Int Req Flags | Interrupt Requests |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Table 5. External Interrupt Mask
External Interrupt Masks Interrupt Requests

| 0 | Enable |
| :--- | :--- |
| 1 | Disable (masks) |

Table 6. Port Mode Register

| PMR3 | $\mathbf{R 3}_{3} / \overline{\mathbf{N T}}_{\mathbf{1}}$ Pin |
| :--- | :--- |
| 0 | Used as $\mathrm{R}_{3}$ port input/output pin |
| $\mathbf{1}$ | Used as $\overline{\mathrm{NT}}_{1}$ input pin |


| PMR2 | $\mathbf{R 3}_{2} / \overline{\text { INT }}_{0} \mathbf{P i n}$ |
| :---: | :---: |
| 0 | Used as $\mathrm{R} 3_{2}$ port input/output pin |
| 1 | Used as ${\overline{\mathrm{NT}} \mathrm{T}_{0} \text { input pin }}^{\text {a }}$ |



Figure 7. Interrupt Servicing Sequence


Figure 8. Interrupt Servicing Flowchart
HITACHI

## Timer

The MCU contains a prescaler and a timer/ counter (timer B, figure 9) whose functions are the same as HMCS404C's. The prescaler is an 11-bit binary counter, and timer B is an 8bit auto-reload timer/ event counter.

Prescaler: The input to the prescaler is a system clock signal. The prescaler is initialized to $\$ 000$ by MCU reset, and it starts to count up the system clock signal as soon as RESET input goes to logic 0 . The prescaler keeps counting up except in MCU reset and stop mode. The prescaler provides clock signals to timer B. The prescaler divide ratio is selected by the timer mode register B (TMB).

Timer B Operation: The timer mode register B (TMB: \$009) selects the auto-reload function, input clock source, and the prescaler divide ratio for timer B. When the external event input is used as an input clock signal to timer B, select $\mathrm{R3}_{3} / \mathrm{INT}_{1}$ as $\mathrm{INT}_{1}$ and set the external interrupt mask (IM1) to prevent an external interrupt request from occurring.

Timer B is initialized according to the data written into the timer load register by software. Timer B counts up at every clock input signal. When the next clock signal is applied to timer B after it is set to $\$ F F$, it will generate an overflow output. In this case, if the autoreload function is selected timer B is initialized according to the value of the timer load register. If it is not selected, timer B goes to $\$ 00$. The timer B interrupt request flag (IFTB: $\$ 002$ bit 0 ) will be set at this overflow output.

Timer Mode Register B (TMB: \$009): The timer mode register B (TMB) is a 4 -bit writeonly register which selects the auto-reload function, the prescaler divide ratio, and the source of the clock input signal, as shown in table 7. The timer mode register B is initialized to $\$ 0$ by MCU reset.

The operation mode of timer B changes at the second instruction cycle after the timer mode register $B$ is written to. Initialization of timer $B$ by writing data into the timer load register should be performed after the contents of TMB are changed. Configuration and function of timer mode register $B$ is shown in figure 10.

Timer B (TCBL: \$00A, TCBU: S00B, TLRL: SOOA, TLRU: $\$ 00 B$ ): Timer B consists of an 8bit write-only timer load register and an 8-bit read-only timer/event counter. Each of them has a low-order digit (TCBL: \$00A, TLRL: \$00A) and a high-order digit (TCBU: \$00B, TLRU: \$00B). (Refer to figure 2.)

The timer/event counter can be initialized by writing data into the timer load register. In this case, write the low-order digit first, and then the high-order digit. The timer/event counter is initialized when the high-order digit is written. The timer load register is initialized to $\$ 00$ by the MCU reset.

The counter value of timer B can be obtained by reading the timer/event counter. In this case, read the high-order digit first, and then the low-order digit. The count value of the low-order digit is latched when the high-order digit is read.


Figure 9. Timer Block Diagram

Timer B Interrupt Request Flag (IFTB: \$002 bit 0): The timer B interrupt request flag is set by the overflow output of timer B (table 8).

## Table 7. Timer Mode Register B

| TMB3 |  |  | Auto-reload Function |
| :---: | :---: | :---: | :---: |
| 0 |  |  | No |
| 1 |  |  | Yes |
| TMB2 | TMB1 | TMB0 | Prescaler Divide Ratio, Clock Input Source |
| 0 | 0 | 0 | $\div 2048$ |
| 0 | 0 | 1 | $\div 512$ |
| 0 | 1 | 0 | $\div 128$ |
| 0 | 1 | 1 | $\div 32$ |
| 1 | 0 | 0 | $\div 8$ |
| 1 | 0 | 1 | $\div 4$ |
| 1 | 1 | 0 | $\div \quad 2$ |
| 1 | 1 | 1 | $\overline{\mathrm{INT}}_{1}$ (External Event Input) |

Timer B Interrupt Mask (IMTB: \$002 bit 1): The timer B interrupt mask prevents an interrupt request from being generated by timer B Interrupt request flag (table 9).

Table 8. Timer B Interrupt Request Flag
Timer B Interrupt Request Flag Interrupt Request

| 0 | No |
| :--- | :--- |
| 1 | Yes |

Table 9. Timer B Interrupt Mask
Timer B Interrupt Mask Interrupt Request

| 0 | Enable |
| :--- | :--- |
| 1 | Disable (Mask) |




Figure 10. Mode Register Configuration and Function

## Input/Output

The MCU has 35 I/O pins, 8 standard and 27 high voltage. One of three circuit types can be selected by mask option for each highvoltage pin: (A) "without pull-up MOS (NMOS open drain)", (B) "with pull-up MOS", or (C) "CMOS". High-voltage pins can be used as high-voltage I/O pins only when (A) is selected, but except R1 and R2. R1 and R2 are fixed to (A) mask option.

When any input/output pin is used as an input pin, the mask option and output data must be selected in the manner specified in table 11.

Output Circuit Operation With Pull-Up MOS Standard Pins: In the standard pin option with pull-up MOS, the circuit shown in figure 11 shortens the rise time of the output.

When the MCU executes an output instruction, it generates a write pulse to the $R$ port addressed by this instruction. This pulse will switch the PMOS (B) on and shorten the rise time. The write pulse keeps PMOS in the on state for one-eighth of the instruction cycle time. While the write pulse is 0 , a high output level is maintained by the pull-up MOS (C).

When the $\overline{H L T}$ signal becomes 0 in stop mode, MOS (A) (B) (C) turn off.

D Port: The D I/O port has 15 discrete I/O pins, each of which can be addressed independently. It can be set/reset through SED/RED and SEDD/REDD instructions, and can be tested through TD and TDD instructions. See table 10 for the I/O pin circuit types.

R Ports: The six R ports are composed of 16 I/O pins, 4 output-only pins. Data is input through LAR and LBR instructions and output through LRA and LRB instructions. The MCU is not be affected when the input-only and/or non-existing ports are written into, while invalid data will be read from the output-only and/or non-existing ports.

The $\mathrm{R} 3_{2}$ and $\mathrm{R} 3_{3}$ pins are multiplexed with the $\mathrm{INT}_{0}$ and $\mathrm{INT}_{1}$ pins respectively. See table 10 for the selectable circuit types for these I/O pins.

Unused I/O Pins: If unused I/O pins are left floating, the LSI may malfunction because of noise. The I/O pins should be fixed as follows to prevent the malfunction.

High-voltage: select "without pull-up MOS" (NMOS open drain) via mask option and connect to $\mathrm{V}_{\mathrm{CC}}$ on the printed circuit board.

Standard: select "without pull-up MOS" (NMOS open drain) via mask option and connect to GND on the printed circuit board.

## Reset

Bringing the RESET pin high resets the MCU. At power-on, or when stop mode, is can called the reset must satisfy $t_{\text {RC }}$ for the oscillator to stabilize. In all other cases, at least two instructions cycles are required for the MCU to be reset.

Table 12 shows the parts initialized by MCU reset, and the status of each.

Table 10. I/O Pin Circuit Types

|  | Without Pull-Up MOS (NMOS Open Drain) (A) | With pull-up MOS (B) | CMOS (C) | Applicable Pins |
| :---: | :---: | :---: | :---: | :---: |
| 1/0 <br> Common Pins |  |  |  | $\begin{aligned} & D_{0}-D_{14} \\ & R 3_{o}-R 3_{3} \\ & R 4_{0}-R 4_{3} \end{aligned}$ |
| High Current | Not available | Not available | Not available |  |
| High Voltage | Available | Not available | Not available |  |


|  | Without Pull-Up MOS (NMOS Open Drain) (A) | Applicable pins |
| :---: | :---: | :---: |
| 1/0 <br> Common Pins |  | $\begin{aligned} & R 1_{0}-R 1_{3} \\ & R 2_{o}-R 2_{3} \end{aligned}$ |
| High Current | Available |  |
| High Voltage | Not available |  |


|  | Without Pull-Up MOS (NMOS Open Drain) (A) | With Pull-Up MOS (B) | CMOS (C) | Applicable Pins |
| :---: | :---: | :---: | :---: | :---: |
| Output Pins |  |  |  | $\mathrm{RO}_{0}-\mathrm{RO}_{3}$ |
| High Current | Not available | Not available | Not available |  |
| High Voltage | Available | Not available | Not available |  |

Notes: 1. When "without pull-up MOS" is selected by mask option, $\mathrm{D}_{0}-\mathrm{D}_{14}, \mathrm{RO}, \mathrm{R} 3$, and R4 can be used as high voltage pins.
2. When "with pull-up MOS" or "CMOS" is selected by mask option, $\mathrm{D}_{0}-\mathrm{D}_{14}$, RO, R3, and R4 are the same as standard pins.
3. R1 and R2 have only "without pull-up MOS" mask option and they are high current pins.

Table 11. Data Input from Input/Output Common Pins

| I/O Pin Circuit Type | Input Possible | Input Pin State |
| :--- | :--- | :--- |
| CMOS | No | - |
| Without pull-up MOS <br> (NMOS open drain) | Yes | 1 |
| With pull-up MOS | Yes | 1 |



Figure 11. Output Circuit Operation of Pins With Pull-Up MOS Option

| Table 12. Initial Value After MCU Reset |  |  |  |
| :--- | :--- | :--- | :--- |
| Items |  | Initial Value by <br> MCU Reset | Contents |

Note: MCU reset affects the rest of registers an follows:

| Item |  | After Recovering from Stop Mode by MCU Reset | After MCU Reset (Non-Stop-Mode) |
| :---: | :---: | :---: | :---: |
| Carry | (CA) | The contents of the items before MCU reset are not retained. It is necessary to initialize them by software. | The contents of the items before MCU reset are not retained. It is necessary to initialize them by software. |
| Accumulator | (A) |  |  |
| B Register | (B) |  |  |
| W Register | (W) |  |  |
| X/SPX Registers | (X/SPX) |  |  |
| Y/SPY Registers | (Y/SPY) |  |  |
| RAM |  | The contents of RAM before MCU reset (just before STOP instruction) are retained. |  |

## Internal Oscillator Circuit

Figure 12 outlines the internal oscillator circuit. In addition, see figure 13 for the layout of
the crystal or ceramic filter. In all cases, external clock operation is available.


Figure 12. Internal Oscillator Circuit


Figure 13. Layout of Crystal and Ceramic Filter

Table 13. Examples of Oscillator Circuits

|  | Circuit Configuration | Circuit Constants |
| :--- | :---: | :--- |
| External <br> Clock <br> Operation | Oscillator |  |

Notes:1. For the crystal and ceramic filter resonator, the upper circuit parameters are recommended by the crystal or ceramic filter maker. Crystal, ceramic filter resonator, and the floating capacitance change circuit parameters in designing the board. In designig the resonator, please consult with the engineers of the crystal or ceramic filter maker to determine the circuit parameters.
2. Wiring between $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$, and elements should be as short as possible, and never cross other wires. Refer to the layout of crystal and ceramic filter (figure 13).

## Operating Modes

## Low Power Dissipation Mode

The MCU has two low power dissipation modes, standby mode and stop mode (table 14). Figure 14 is a mode transition diagram for these modes.

Standby Mode: Executing an SBY instruc-
tion puts the MCU into standby mode. In standby mode, the oscillator circuit is active and interrupts and timer/counter working. On the other hand, the CPU stops since the clock related to the instruction execution stops. Registers, RAM, and I/O pins retain the states they were in just before the MCU went into standby mode.

Table 14. Low Power Dissipation Mode

| Condition | Standby Mode | Stop Mode |
| :--- | :--- | :--- |
| Instruction | SBY instruction | STOP instruction |
| Oscillator circuit | Active | Stopped |
| Instruction execution | Stopped | Stopped |
| Register, flag | Retained | Reset (note 1) |
| Interrupt function | Active | Stopped |
| RAM | Retained | Retained |
| Input/output pins | Retained (note 2) | High impedance |
| Timer/counter | Active | Stopped |
| Recovery method | RESET input, interrupt request | RESET input |

Notes: 1. The MCU recovers from stop mode by RESET input. Refer to table 12 for the contents of flags and registers.
2. As $I / O$ circuits are active, an I/O current may flow in standby mode, depending on the state of the I/O pins. This is an additional current added to the standby mode current dissipation.


Figure 14. MCU Operation Mode Transition

Standby mode may be cancelled by inputting RESET or by asserting an interrupt request. In the former case the MCU is reset. If the interrupt enable flag is 1 at this time, the interrupt is executed, while if it is 0 , the interrupt request is put on hold and normal instruction execution continues. In the later case, the MCU becomes active and executes the next instruction following the SBY instruction.

Figure 15 shows the flowchart of the standby mode.

Stop Mode: Executing a STOP instruction brings the MCU into stop mode, in which the oscillator circuit and every function of the MCU stop.

Stop mode may be cancelled by resetting the MCU. At this time, as shown in figure 16, reset input must be applied at least to $t_{R C}$ for oscillation to stabilize. (Refer to AC Characteristics table.) After stop mode is cancelled, RAM retains the state it was in just before the MCU went into stop mode, but the accumulator, B register, W register, Y/SPY registers, and carry may not retain their contents.


Figure 15. MCU Standby Mode Operation Flowchart

## RAM Addressing Mode

As shown in figure 17, the MCU has three RAM addressing modes: register indirect addressing, direct addressing, and memory register addressing.

Register Indirect Addressing: The W register, X register, and Y register contents (10 bits) are used as the RAM address.

Direct Addressing: A direct addressing instruction consists of two words, with the word (10 bits) following the opcode used as the RAM address.

Memory Register Addressing: The memory register ( 16 digits from $\$ 020$ to $\$ 02 F$ ) is accessed by executing the LAMR and XMRA instructions.

## ROM Addressing Mode and P Instructions

The MCU has four ROM addressing modes, as shown in figure 18.

Direct addressing Mode: The program can branch to any address in the ROM memory space by executing a JMPL, BRL, or CALL instruction. These instructions replace the 14 program counter bits ( $\mathrm{PC}_{13}$ to $\mathrm{PC}_{0}$ ) with 14 -bit immediate data.

Current Page Addressing Mode: The ROM memory space is divided into pages, with 256 words in each page. Page zero begins at address $\$ 0000$. By executing a BR instruction, the program can branch to an address in the current page. This instruction replaces the low-order eight bits of the program counter ( $\mathrm{PC}_{7}$ to $\mathrm{PC}_{0}$ ) with the 8-bit immediate data.

When BR is on a page boundary $(256 n+255)$ (figure 19), executing a BR instruction transfers the PC contents to the next page because of the hardware architecture. Consequently, the program branches to the next page when the $B R$ is used on a page boundary. The HMCS400 series cross macro assembler has an automatic paging facility for ROM pages.

Zero Page Addressing Mode: By executing a CAL instruction, the program can branch to the zero page subroutine area, which is located at \$0000-\$003F. When a CAL instruction is executed, 6-bits of immediate data are placed in the low- order six bits of the program counter ( $\mathrm{PC}_{5}$ to $\mathrm{PC}_{0}$ ) and 0 s are placed in the high-order eight bits $\left(\mathrm{PC}_{13}\right.$ to $\mathrm{PC}_{6}$ ).

Table Data Addressing: By executing a TBR instruction, the program can branch to the address determined by the contents of the 4 -bit immediate data, accumulator, and B register.

P Instruction: ROM data addressed by table data addressing can be referred to by a $P$ instruction (figure 20). When bit 8 in the referred ROM data is 1,8 bits of ROM data are written into the accumulator and $B$ register. When bit 9 is 1,8 bits of ROM data are written into the R1 and R2 port output register. When both bits 8 and 9 are 1, ROM data are written into the accumulator and B register and also to the R1 and R2 port output register at the same time.

The $P$ instruction has no effect on the program counter.


Figure 16. Timing Chart of Recovering from Stop Mode


Register Indirect Addressing


Direct Addressing


Memory Register Addressing

Figure 17. RAM Addressing Mode

## HITACHI

```
(JMPL`
```

(BRL)
(CALL〕
Instruction 1st Word
Instruction 2nd Word


Direct Addressing


Current Page Addressing


Zero Page Addressing


Table Data Addressing

Figure 18. ROM Addressing Mode


Figure 19. BR Instruction Branch Destination on Page Boundary


Address Designation


Pattern
Figure 20. P Instruction

## Instruction Set

The HD404918 provides 100 instructions which are classified into 10 groups as follows;

1. Immediate instruction
2. Register-to-register instruction
3. RAM address instruction
4. RAM register instruction
5. Arithmetic instruction
6. Compare instruction
7. RAM bit manipulation instruction
8. ROM address instruction
9. Input/output instruction
10. Control instruction

Tables 15-24 list their functions, and table 25 is an opcode map.

Table 15. Immediate Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Immediate | LAl i |  | $i \rightarrow A$ |  | 1/1 |
| Load B from Immediate | LBI i | $1000000000 i_{3} i_{2} i_{1} i_{0}$ | $i \rightarrow B$ |  | 1/1 |
| Load Memory from Immediate | LMID i, d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \rightarrow M$ |  | 2/2 |
| Load Memory from Immediate, Increment $Y$ | LMIIY i |  | $\mathrm{i} \rightarrow \mathrm{M}, \mathrm{Y}+1 \rightarrow \mathrm{Y}$ | NZ | 1/1 |

Table 16. Register-to-Register Instructions
Words/


Note : An operand is provided for the second word of LAW and LWA instruction by the assembler automatically.

## HD404918

Table 17. RAM Address Instructions

| $\frac{\text { Operation }}{\text { Load } W \text { from Immediate }}$ | Mnemonic <br> LWI i | Operation Code |  |  |  |  |  |  |  |  |  | $\frac{\text { Function }}{i \rightarrow W}$ |  | Status | Words/ Cycles <br> 1/1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 0 | 1 | 1 | 1 | 1 | 0 | 0 | $i_{1}$ |  |  |  |  |  |
| Load X from Immediate | LXI i |  | 0 | 0 | 0 |  | 0 | $i_{3}$ | $i_{2}$ | $i_{1}$ |  |  | $i \rightarrow X$ |  | 1/1 |
| Load $Y$ from Immediate | LYI i | 1 | 0 | 0 | 0 |  | 1 | i3 | 2 | 1 | io |  | $i \rightarrow Y$ |  | 1/1 |
| Load W from A | LWA |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | 1 | 0 | 0 |  |  |  | $A \rightarrow W$ |  | 2/2 <br> (Note) |
| Load $X$ from A | LXA | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |  | $A \rightarrow X$ |  | 1/1 |
| Load $Y$ from $A$ | LYA | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |  | $A \rightarrow Y$ |  | 1/1 |
| Increment $Y$ | IY | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 |  | $Y+1 \rightarrow Y$ | NZ | 1/1 |
| Decrement $Y$ | DY | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |  | $Y-1 \rightarrow Y$ | NB | 1/1 |
| Add $A$ to $Y$ | AYY | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |  | $Y+A \rightarrow Y$ | OVF | 1/1 |
| Subtract A from $Y$ | SYY | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |  | $Y-A \rightarrow Y$ | NB | 1/1 |
| Exchange $X$ and SPX | XSPX | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | $X \rightarrow S P X$ |  | 1/1 |
| Exchange $Y$ and SPY | XSPY | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  | $Y \rightarrow S P Y$ |  | 1/1 |
| Exchange $X$ and SPX,Y and SPY | XSPXY | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | $X \mapsto S P X, Y \multimap S P Y$ |  | 1/1 |

Note: An operand is provided for the second word of LAW and LWA instruction by assembler automatically.

Table 18. RAM Register Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Memory | LAM (XY) | 00 | 01 | 00 | 01 | 0 | 0 | y |  | $M \rightarrow A,(X \rightarrow S P X, Y \rightarrow S P Y)$ |  | 1/1 |
| Load A from Memory | LAMD d | $\begin{array}{cccccccccc} 0 & 1 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ |  |  |  |  |  |  |  | $M \rightarrow A$ |  | 2/2 |
| Load B from Memory | LBM (XY) | 00 | 00 | 10 | 00 | 0 | 0 | $y$ | x | $M \rightarrow B,(X \rightarrow S P X, Y \rightarrow S P Y)$ |  | 1/1 |
| Load Memory from A | LMA(XY) | 00 | 01 | 00 | 01 | 0 | 1 | $y$ | $x$ | $A \rightarrow M,(X \rightarrow S P X, Y \rightarrow S P Y)$ |  | 1/1 |
| Load Memory from A | LMAD d | $\begin{array}{cc} 0 & 1 \\ d_{9} & d_{8} \end{array}$ | $\begin{array}{cc} 1 & 1 \\ d_{8} & d_{7} \end{array}$ | $\begin{array}{lll} 1 & 0 & 0 \\ 17 & d_{6} & d_{s} \end{array}$ | $\begin{array}{cc} 0 & 1 \\ d_{5} & d_{4} \end{array}$ |  |  |  |  | $A \rightarrow M$ |  | 2/2 |
| Load Memory from A, Increment $Y$ | LMAIY(X) | 00 | 0 | 10 | 01 | 0 | 0 | 0 | x | $A \rightarrow M, Y+1 \rightarrow Y(X-S P X)$ | NZ | 1/1 |
| Load Memory from A, Decrement $Y$ | LMADY(X) | 00 | 01 | 1 | 01 | 0 | 0 | 0 | $x$ | $A \rightarrow M, Y-1 \rightarrow Y(X-S P X)$ | NB | 1/1 |
| Exchange Memory and A | XMA(XY) | 00 | 01 | 10 | 00 | 0 | 0 | $y$ | $x$ | $M \mapsto A,(X-S P X, Y \rightarrow S P Y)$ |  | 1/1 |
| Exchange Memory and A | XMAD d | $\begin{array}{cc} 0 & 1 \\ d_{9} & d_{8} \end{array}$ | $\begin{array}{ll} 1 & 1 \\ d_{8} & d_{7} \end{array}$ | $\begin{array}{lll} 1 & 0 & 0 \\ 17 \\ 17 & d_{6} & d \end{array}$ | $\begin{array}{cc} 0 & 0 \\ d_{5} & d_{4} \end{array}$ |  |  |  | 0 | $M-A$ |  | 2/2 |
| Exchange Memory and B | XMB(XY) |  | 00 | 1 | 00 | 0 | 0 | $y$ | x | $M \square B,(X-S P X, Y-S P Y)$ |  | 1/1 |

Note: (XY) and (X) have the following meaning:
(1) The instructions with (XY) have 4 mnemonics and 4 object codes each (example of LAM $(\mathrm{XY})$ is given, below).

| Mnemonic | $\mathbf{y}$ | $\mathbf{x}$ | Function |
| :--- | :--- | :--- | :--- |
| LAM | 0 | 0 |  |
| LAMX | 0 | 1 | $\mathrm{X} \mapsto \mathrm{SPX}$ |
| LAMY | 1 | 0 | $Y \backsim S P Y$ |
| LAMXY | 1 | 1 | $\mathrm{X} \mapsto S P X, Y \mapsto S P Y$ |

(2) The instructions with $(X)$ have 2 mnemonics and 2 object codes each (example of LMAIY $(X)$ is given below).

| Mnemonic | $\mathbf{x}$ | Function |
| :--- | :--- | :--- |
| LMAIY | 0 |  |
| LMAIYX | $\mathbf{1}$ | $\mathrm{X}-$ SPX |

## HD404918

Table 19. Arithmetic Instructions


Note: $\quad \cap$ : Logical AND
$U$ : Logical OR
$\oplus$ : Exclusive OR

Table 20. Compare Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Immediate Not Equal to Memory | INEM i |  | $i \neq M$ | NZ | $1 / 1$ |
| Immediate Not Equal to Memory | INEMD i,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \neq M$ | NZ | 2/2 |
| A Not Equal to Memory | ANEM | 00000000000100 | $A \neq M$ | NZ | 1/1 |
| A Not Equal to Memory | AMEMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \neq M$ | NZ | 2/2 |
| B Not Equal to Memory | BNEM | 00000100000100 | $B \neq M$ | NZ | 1/1 |
| Y Not Equal to Immediate | YNEI i |  | $Y \neq i$ | NZ | $1 / 1$ |
| Immediate Less or Equal to Memory | ILEM |  | $i \leqq M$ | NB | 1/1 |
| Immediate Less or Equal to Memory | ILEMD i, d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \leqq M$ | NB | 2/2 |
| A Less or Equal to Memory | ALEM | 000000001100100 | $A \leqq M$ | NB | 1/1 |
| A Less or Equal to Memory | ALEMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \leqq M$ | NB | 2/2 |
| B Less or Equal to Memory | BLEM | 000111000.01100 | $B \leqq M$ | NB | 1/1 |
| A Less or Equal to Immediate | ALEI i |  | $A \leqq i$ | NB | 1/1 |

Table 21. RAM Bit Manipulation Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set Memory Bit | SEM $n$ | $000100000011 n_{1}$ | $1 \rightarrow M(n)$ |  | 1/1 |
| Set Memory Bit | SEMD n,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $1 \rightarrow M(n)$ |  | 2/2 |
| Reset Memory Bit | REM n |  | $\mathrm{O} \rightarrow \mathrm{M}(\mathrm{n})$ |  | 1/1 |
| Reset Memory Bit | REMD n,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $0 \rightarrow M(n)$ |  | 2/2 |
| Test Memory Bit | TM n |  |  | $M(n)$ | 1/1 |
| Test Memory Bit | TMD n, d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | $M(n)$ | 2/2 |

Table 22. ROM Address Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Branch on Status 1 | BR b | $11 b_{7} b_{6} b_{5} b_{4} b_{3} b_{2} b_{1} b_{0}$ |  | 1 | 1/1 |
| Long Branch on Status 1 | BRL u | $\begin{array}{llllllll}0 & 1 & 0 & 1 & 1 & 1 & p_{3} p_{2} p_{1} p_{0}\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Long Jump Unconditionally | JMPL u | $010101 p_{3} p_{2} p_{1} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  |  | 2/2 |
| Subroutine Jump on Status 1 | CAL a |  |  | 1 | 1/2 |
| Long Subroutine Jump on Status 1 | CALL u | $\begin{array}{lllllll}0 & 1 & 0 & 1 & 1 & p_{3} p_{2} p_{1} p_{0}\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Table Branch | TBR p |  |  |  | 1/1 |
| Return from Subroutine | RTN | 0000010000 |  |  | 1/3 |
| Return from Interrupt | RTNI | 000000100001 | $1 \rightarrow 1 / E$ <br> CA Restore | ST | 1/3 |

Table 23. Input/Output Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  |  | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set Discrete I/O Latch | SED | 0 | 0 | 1 | 1 | 1 |  | 00 | 1 | 0 |  | $1 \rightarrow \mathrm{D}(\mathrm{Y})$ |  | 1/1 |
| Set Discrete I/O Latch Direc | SEDD m | 1 | 0 | 1 | 1 | 1 |  | 0 m | 3 m | 2 m |  | $1 \rightarrow \mathrm{D}(\mathrm{m})$ |  | 1/1 |
| Reset Discrete I/O Latch | RED | 0 | 0 | 0 | 1 | 1 |  | 00 | 1 | 0 |  | $0 \rightarrow \mathrm{D}(\mathrm{Y})$ |  | 1/1 |
| Reset Discrete I/O Latch Direct | REDD m | 1 | 0 | 0 | 1 | 1 |  | 0 m | 3 m | 2 m |  | $0 \rightarrow D(m)$ |  | 1/1 |
| Test Discrete 1/O Latch | TD | 0 | 0 | 1 | 1 | 1 | 0 | 00 | 0 |  | 0 |  | $\mathrm{D}(\mathrm{Y})$ | 1/1 |
| Test Discrete I/O Latch Direct | TDD m | 1 | 0 | 1 | 0 | 1 |  | 0 ms | 3 m | 2 |  |  | $D(m)$ | 1/1 |
| Load A from R Port Register | LAR m | 1 | 0 | 0 | 1 | 0 |  | 1 m | 3 |  |  | $\mathrm{R}(\mathrm{m}) \rightarrow \mathrm{A}$ |  | 1/1 |
| Load B from R Port Register | LBR m | 1 | 0 | 0 | 1 | 0 |  | 0 m | $\mathrm{m}_{2}$ | 2 |  | $\mathrm{R}(\mathrm{m}) \rightarrow \mathrm{B}$ |  | 1/1 |
| Load R Port Register from A | LRA m | 1 | 0 | 1 | 1 | 0 |  | 1 m | $\mathrm{m}_{2}$ |  |  | $A \rightarrow R(m)$ |  | 1/1 |
| Load R Port Register from B | LRB m | 1 | 0 | 01 | 1 | 0 |  | 0 m | $\mathrm{m}_{2}$ | 2 m |  | $B \rightarrow R(m)$ |  | 1/1 |
| Pattern Generation | Pp | 0 | 1 | 1 | 0 | 1 |  | $1 \mathrm{p}_{3}$ | $3{ }^{1}$ | 2 p |  |  |  | 1/2 |

## Table 24. Control Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  | Function | Status | Words/ <br> Cycles |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| No Operation | NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $1 / 1$ |  |
| Standby Mode | SBY | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | $1 / 1$ |  |
| Stop Mode | STOP | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |  | $1 / 1$ |

Note: HD404918 has no serial interface, so STS (start serial) operates the same as NOP.

Table 25. Opcode Map


1-word/2-cycle Instruction

1-word/3-cycle Instruction

RAM Direct Address Instruction
(2-word/2-cycle)2-word/2-cycle Instruction

## HD404918

## Absolute Maximum Ratings

| Item | Symbol | Value | Unit | Note |
| :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{cc}}$ | -0.3 to +7.0 | V |  |
| Terminal Voltage | $V_{T}$ | -0.3 to $V_{C C}+0.3$ | V | 3 |
|  |  | -0.3 to +15 | V | 4 |
| Total Allowance of Input Current | $\Sigma \mathrm{l} \mathrm{O}_{0}$ | 200 | mA | 5 |
| Maximum Input Current | 10 | 15 | mA | 7, 8 |
|  |  | 35 | mA | 7,10 |
| Maximum Output Current | $-10$ | 4 | mA | 8,9 |
| Total Allowance of Output Current | $-\Sigma 10$ | 50 | mA | 6 |
| Operating Temperature | Topr | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

Notes: 1. Permanent damage may occur if Absolute Maximum Ratings are exceeded. Normal operation should be under the conditions of Electrical Characteristics. If these conditions are exceeded, it may cause a malfunction or affect the reliability of LSI.
2. All voltages are with respect to GND.
3. Standard pins.
4. High-voltage pins.
5. Total allowance of input current is the total sum of input current which flows in from all $1 / 0$ pins to GND simultaneously.
6. Total allowance of output current is the total sum of the output current which flows out from $\mathrm{V}_{\mathrm{CC}}$ to all I/O pins simultaneously.
7. Maximum input current is the maximum amount of input current from each $1 / O$ pin to GND.
8. $D_{0}-D_{14}, R 3-R 4, R 0$
9. Maximum output current is the maximum amount of output current from $\mathrm{V}_{\mathrm{cc}}$ to each $\mathrm{I} / \mathrm{O}$ pin.
10. R1-R2.

## Electrical Characteristics

## DC Characteristics

$\left(\mathrm{VCC}=4 \mathrm{~V}\right.$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $\left.+75^{\circ} \mathrm{C}\right)$

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $V_{1 H}$ |  | 0.8 V CC |  | $V_{C C}+0.3$ | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | $V_{C C}-0.5$ |  | $V_{C C}+0.3$ | V |  |  |
| Input Low <br> Voltage | $V_{\text {IL }}$ | $\begin{aligned} & \frac{\text { RESET, }}{\frac{N_{0}}{\mathrm{NT}}{ }_{0}}, \\ & \mathrm{INT}_{1} \end{aligned}$ | -0.3 |  | 0.2 V CC | V |  |  |
|  |  | $\mathrm{osc}_{1}$ | $-0.3$ |  | 0.5 | V |  |  |
| Input/Output <br> Leakage <br> Current | 11 \\| | $\begin{aligned} & \frac{\text { RESET, }}{\text { INT }_{0}}, \\ & \frac{\mathrm{INT}_{1}}{\mathrm{INT}_{1}} \\ & \mathrm{OSC}_{1} \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{Cc}}$ | 1 |
| Current <br> Dissipation in Active Mode | Icc | $\mathrm{V}_{\mathrm{cc}}$ |  |  | 2.5 | mA | $\begin{aligned} \mathrm{V}_{\mathrm{CC}} & =5 \mathrm{~V} ; \\ \mathrm{f}_{\mathrm{osc}} & =4 \mathrm{MHz}, \div 8 \end{aligned}$ | 2,5 |
| Current <br> Dissipation in Standby Mode | $\mathrm{I}_{\text {SBY }}$ | $\mathrm{V}_{\mathrm{cc}}$ |  |  | 1.0 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz}, \div 8 \end{aligned}$ | 3,5 |
| Current <br> Dissipation in Stop Mode | $\mathrm{I}_{\text {stop }}$ | $\mathrm{V}_{\mathrm{cc}}$ |  |  | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {in }}(\overline{T E S T})=V_{\mathrm{CC}}-0.3 \mathrm{~V} \text { to } \\ & \mathrm{V}_{\mathrm{CC}} ; \mathrm{V}_{\mathrm{CC}}, V_{\text {in }}(\text { RESET })= \\ & 0 \mathrm{~V} \text { to } 0.3 \mathrm{~V} \end{aligned}$ | 4 |
| Stop Mode Retain Voltage | $V_{\text {stop }}$ | $V_{C C}$ | 2 |  |  | V |  |  |

Notes: 1. Excluding pull-up MOS current and output buffer current.
2. The MCU is in the reset state. Input/output current does not flow.

- MCU in reset state, operation mode
- RESET, TEST: VCc
- $\mathrm{D}_{0}-\mathrm{D}_{14}$, RO-R4: V Cc voltage

3. The timer/counter operates with the fastest clock. Input/output current does not flow.

- MCU in standby mode
- Input/output in reset state
- RESET: GND
- TEST: VCc
- $\mathrm{D}_{0}-\mathrm{D}_{14}, \mathrm{RO}-\mathrm{R} 4$ : $\mathrm{V}_{\mathrm{cc}}$ voltage

4. Excluding pull-up MOS current.
5. When $\mathrm{f}_{\text {osc }}=x \mathrm{MHz}$, estimate the current dissipation as follows: Max value @ $\mathrm{x} M \mathrm{Mz}=\mathrm{x} / 4 \times(\max$ value @ 4 MHz$)$

## Input/Output Characteristics for Standard Use

$\left(\mathrm{V} \mathrm{CC}=4 \mathrm{~V}\right.$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $\left.+75^{\circ} \mathrm{C}\right)$

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | R1-R2 | $0.7 \mathrm{~V}_{\mathrm{CC}}$ |  | $V_{C C}+0.3$ | V |  | 3 |
|  |  | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{14} \\ & \mathrm{R} 3-\mathrm{R4} \end{aligned}$ |  |  |  |  |  | 4 |
| Input Low Voltage | $V_{\text {IL }}$ | R1-R2 | -0.3 |  | $0.3 V_{C C}$ | V |  | 3 |
|  |  | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{14} \\ & \mathrm{R} 3-\mathrm{R4} \end{aligned}$ |  |  |  |  |  | 4 |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & D_{0}-D_{14} \\ & \text { R3-R4, RO } \end{aligned}$ | $V_{C C}-1.0$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ | 1 |
|  |  | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{14}, \\ & \text { R3-R4, RO } \end{aligned}$ | $V_{C C}-0.5$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=0.5 \mathrm{~mA}$ | 1 |
| Output Low <br> Voltage | VoL | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{14}, \\ & \text { R3-R4, RO } \end{aligned}$ |  |  | 0.4 | V | $\mathrm{lOL}=1.6 \mathrm{~mA}$ |  |
|  |  | R1-R2 |  |  | 1.0 | V | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{loL}=25 \mathrm{~mA}$ | 3 |
| Input/Output Leakage Current | 111 | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{14}, \\ & \text { R3-R4, RO } \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | 2 |
|  |  | R1-R2 |  |  | 20 |  |  |  |
| Pull-Up MOS Current | $-I_{p}$ | $\begin{aligned} & D_{0-D_{14}} \\ & \text { R3-R4, RO } \end{aligned}$ | 30 | 60 | 150 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{in}}=0 \mathrm{~V}$ | 4 |

Notes: 1. Applied to I/O pins with CMOS output selected by mask option.
2. Pull-up MOS current and output buffer current are excluded.
3. Applied to I/O pins without pull-up MOS mask option.
4. With pull up MOS is selected by mask option.

## Input/Output Characteristics for High Voltage Use

$\left(\mathrm{V} \mathrm{CC}=4 \mathrm{~V}\right.$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $\left.+75^{\circ} \mathrm{C}\right)$

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $V_{\text {IH }}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{14}, \\ & \mathrm{R} 3-\mathrm{R4} 4 \end{aligned}$ | $0.7 \mathrm{~V}_{\mathrm{Cc}}$ |  | 12 | V |  | 1 |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{14}, \\ & \mathrm{R} 3-\mathrm{R4} 4 \end{aligned}$ | -0.3 |  | 0.3 V CC | v |  | 1 |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{14}, \\ & \text { R3-R4, RO } \end{aligned}$ | 11.5 |  |  | V | $500 \mathrm{k} \Omega$ to 12 V | 1 |
| Output Low Voltage | VoL | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{14}, \\ & \text { R3-R4, RO } \end{aligned}$ |  |  | 0.4 | V | $\mathrm{lOL}=1.6 \mathrm{~mA}$ | 1 |
| Input/Output <br> Leakage <br> Current | $\mid 11$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{14}, \\ & \text { R3-R4, RO } \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=O V$ to $V_{\text {cc }}$ | 1 |

Notes: 1. Applied to I/O pins without pull-up MOS by mask option.

## AC Characteristics



Notes: 1 . Oscillator stabilization time is the time until the oscillator stabilizes after $\mathrm{V}_{\mathrm{cc}}$ reaches its minimum allowable voltage 4 V after power-on, or after RESET goes high. At power-on or stop mode release, RESET must be kept high for at least $t_{\mathrm{Rc}}$. Since $\mathrm{t}_{\mathrm{R}}$ depends on the crystal or ceramic filter's circuit constant and stray capacitance, please get the manufacturer's advice when designing the RESET circuit. (See figure 21.)
2. See figure 22.
3. See figure 23.
4. See figure 24.

## Crystal oscillator



Crystal: 4.194304 MHz NC-18C (Nihon Denpa Kogyo)
$\mathrm{R}_{\mathrm{f}}: 1 \mathrm{M} \Omega \pm 20 \%$
$\mathrm{C}_{1}: 22 \mathrm{pF} \pm 20 \%$
$\mathrm{C}_{2}: 22 \mathrm{pF} \pm 20 \%$
$\mathrm{C}_{2}: \mathbf{2 2} \mathrm{pF} \pm \mathbf{2 0 \%}$

Ceramic filter oscillator


Ceramic filter: CSA 4.00 MG (Murata)

$$
\begin{aligned}
& R_{f}: 1 \mathrm{M} \Omega \pm 20 \% \\
& \mathrm{C}_{1}: 30 \mathrm{pF} \pm 20 \% \\
& \mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%
\end{aligned}
$$

Figure 21. Oscillator Circuit


Figure 22. Oscillator Timing


Figure 23. Interrupt Timing
$\square$
Figure 24. Reset Timing

```
```

HD404918

```
```

HD404918
MASK OPTION LIST

```
```

MASK OPTION LIST

```
```

| Date of Order |  |
| :--- | :--- |
| Customer |  |
| Dept. |  |
| Name |  |
| ROM Code Name |  |
| LSI Type Number <br> (Hitachi's entry) |  |

## I/O Option

Please enter check marks in applicable items for I/O option selection.
A: Without Pull-up MOS (NMOS Open Drain)
B: With Pull-up MOS

C: CMOS (not be used as Input)
Note: I/O options masked by $\boxtimes$ are not available.


Notes*1. Means high current pins.
*2. Means high voltage pins only when "A" mask option is selected.

## ROM Code Media

Please enter check mark ( $\square, X, \vee$ ) in applicable item.

| ROM Code Media |
| :---: | :---: |
| $\square$ EPROM: Emulator Type |
| $\square$ EPROM: EPROM On-Package Microcom- |
| puter Type |

Oscillator (CPG option)
Please enter check mark ( $\square, X, \vee$ ) in applicable item.

| CPG | $\square$ | Ceramic Filter |
| :--- | :--- | :--- |
| Option | $\square$ Crystal |  |
|  | $\square$ External Clock |  |

## Description

The HD404919 CMOS 4-bit single-chip microcomputer in the HMCS400 series incorporates ROM, RAM, I/O, and timer/ counter and contain high-voltage I/O pins including high-current output pins.

## Features

- 4-bit architecture
- 16384 words of 10 -bit ROM
- 992 digits of 4-bit RAM
- 35 I/O pins, including 27 high-voltage I/O pins (12 V max)
- Timer/counter
-11-bit prescaler
-8-bit auto-reload timer/event counter (timer B)
- Three interrupt sources
-External: 2
-Timer/counter: 1
- Subroutine stack
-Up to 16 levels including interrupts
- Minimum instruction execution time: $0.89 \mu \mathrm{~s}$
- Low power dissipation modes
-Standby: Stops instruction execution while allowing clock oscillation and interrupt functions to operate
-Stop: Stops instruction execution and clock oscillation while retaining RAM data
- On-chip oscillator
-Ceramic filter External Clock input
- Standard 42-pin dual in-line plastic package
- Instruction set compatible with HD404918/HD40P4919; 100 instructions
- High programming efficiency with 10-bit/ word ROM: 78 single-word instructions
- Direct branch to all RAM areas
- Direct or indirect addressing of all RAM areas
- Subroutine nesting up to 16 levels including interrupts
- Binary and BCD arithmetic operations
- Powerful logical arithmetic operations
- Pattern generation/table lookup capability
- Bit manipulation for both RAM and I/O


## -Preliminary-

## Program Development Support Tools

- Cross assembler and simulator software for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PC HD40P4919 with the following fixed options:
-I/O pin: NMOS open drain
-Oscillator: ceramic filter oscillator (externally drivable)
-Timing generator divider: Divide by 8
-Package: standard 42-pin dual in-line ceramic package


## Pin Arrangement



## Block Diagram



Notes: 1. When "without pull-up MOS" is selected by mask option, $\mathrm{D}_{0}-\mathrm{D}_{14}, \mathrm{RO}, \mathrm{R} 3$, and R 4 Can be used as high voltage pins.
2. When "with pull-up MOS" or "CMOS" is selected by mask option, $D_{0}-D_{14}, R 0, R 3$, and R4 are the same as standard pins.
3. R1 and R2 have only "without pull-up MOS" mask option and they are high current pins.

## Pin Description

## GND, Vcc (Power Supply)

GND and $V_{C C}$ are the power supply pins for the MCU. Connect the GND to the ground (0 V ) and apply the $\mathrm{V}_{\mathrm{CC}}$ power supply voltage to the $V_{C C}$ pin.

TEST (Test)
TEST is for test purposes only. Connect it to $\mathrm{V}_{\text {CC }}$

## RESET (Reset)

RESET resets the MCU. For details, see Reset section.

## OSC $_{\mathbf{1}}$, OSC $_{2}$ (Oscillator Connections)

$\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ are input pins for the internal oscillator circuit. They can be connected to a ceramic filter resonator, or external oscillator circuits. For details, see Internal Oscillator Circuit section.

## $D_{0}-D_{14}$ (D Port)

The D port is an input/output port addressed by the bit. These 15 pins are all input/output pins. $D_{0}$ to $D_{14}$ are high-voltage pins. The circuit type for each pin can be selected using a mask option. For details, see Input/Output section.

$$
\mathbf{R} \mathbf{0}_{0}-\mathbf{R} \mathbf{0}_{3}, \quad \mathbf{R} \mathbf{1}_{0}-\mathbf{R} \mathbf{1}_{3}, \quad \mathbf{R} \mathbf{2}_{0}-\mathbf{R} \mathbf{2}_{3}, \quad \mathbf{R} \mathbf{3}_{0}-\mathbf{R} \mathbf{3}_{3},
$$

$$
\mathbf{R 4} \mathbf{4}_{0}-\mathbf{R} \mathbf{4}_{3} \text { (R Ports) }
$$

R0 to R4 are 4-bit I/O ports. R0 is an output port, and R1 to R4 are I/O ports. R0, R3, and R4 are high-voltage ports, and R1 and R2 are high current ports. Each pin has a mask option which selects its circuit type. The pins R3 ${ }_{2}, \mathrm{R}_{3}$ of port R3 are multiplexed with $\mathrm{INT}_{0}$ and $\mathrm{INT}_{1}$ respectively. For details, see Input/ Output section.

## $\overline{\mathrm{INT}}_{\mathbf{0}}, \overline{\mathrm{INT}}_{1}$ (Interrupts)

$\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ are external interrupts for the MCU. $\overline{\mathrm{INT}}_{1}$ can be used as an external event input pin for timer $\mathrm{B} . \mathrm{INT}_{0}$ and $\mathrm{INT}_{1}$ are multiplexed with $\mathrm{R} 3_{2}$ and $\mathrm{R} 3_{3}$ respectively. For details, see Interrupt section.

## Functional Description

## ROM Memory Map

The MCU includes 16384 words $\times 10$ bits of ROM. ROM is described in the following paragraphs and the ROM memory map (figure 1).

Vector Address Area (\$0000 to \$000F): Locations \$0000 through \$000F are reserved for JMPL instructions to branch to the starting address of the initialization program and of the interrupt service programs. After a reset or interrupt routine is serviced, the program is executed from the vector address.

Zero-Page Subroutine Area (\$0000 to \$003F): Locations \$0000 through \$003F are reserved for subroutines. CAL instructions branch to subroutines.

Pattern Area (\$0000 to \$0FFF): Locations $\$ 0000$ through $\$ 0 F F F$ are reserved for ROM data. $P$ instructions allow referring to the ROM data as a pattern.

Program Area (\$0000 to \$3FFF): Locations from $\$ 0000$ to $\$ 3 F F F$ can be used for program code.


Figure 1. ROM Memory Map

## RAM Memory Map

The MCU includes 992 digits of 4-bit RAM as the data and stack area. In addition to these areas, interrupt control bits and special function registers are also mapped on the RAM memory space. RAM memory map (figure 2) is described in the following paragraphs.

Interrupt Control Bit Area ( $\mathbf{\$ 0 0 0}$ to $\mathbf{\$ 0 0 3 \text { ): }}$ The interrupt control bit area (figure 3) is used for interrupt controls. It is accessible only by a RAM bit manipulation instruction.

However, the interrupt request flag cannot be set by software. The RSP bit is used only to reset the stack pointer.

Special Function Registers Area (\$004 to S00B): The special function registers are the mode or data registers for the external interrupt, and the timer/counter. These registers are classified into three types: write-only, read-only, and read/write as shown in figure 2. These registers cannot be accessed by RAM bit manipulation instructions.


Figure 2. RAM Memory Map

Data Area ( $\mathbf{\$ 0 2 0}$ to \$3BF): 16 digits, $\$ 020$ through \$02F, in the data area are called memory registers (MR) and are accessible by LAMR and XMRA instructions (figure 4).

Stack Area (\$3C0 to S3FF): Locations \$3C0 through $\$ 3 F F$ are reserved for LIFO stacks to save the contents of the program counter (PC), status (ST) and carry (CA) when su-
broutine calls (CAL-instruction, CALLinstruction) and interrupts are serviced. This area can be used as a 16 nesting level stack in which one level requires 4 digits. Figure 4 shows the save condition. The program counter is restored by RTN and RTNI instructions. Status and carry are restored only by the RTNI instruction. This area, when not used for a stack, is available as a data area.

| 0 | bit 3 | bit 2 | bit 1 | bit 0 | \$000 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \mathrm{IM} 0 \\ \text { (IM of } \overline{\mathrm{INT}} \text { ) } \end{gathered}$ | $\begin{gathered} \text { IF } 0 \\ \text { (IF of } \overline{\mathrm{INT}} \mathrm{~T}_{0} \text { ) } \end{gathered}$ | (Reset SP Bit) | !/:ᄃ (Interrupt Enable Flag) |  |
| 1 | Not Used | Not Used | $\begin{gathered} \mathrm{IM} 1 \\ (\mathrm{IM} \text { of } \overline{\mathrm{INT}} \text { ) } \end{gathered}$ | $\begin{gathered} \text { IF1 } \\ \text { (IF of } \overline{\mathrm{INT}_{1}} \text { ) } \end{gathered}$ | \$001 |
| 2 | Not Used | Not Used | IMTB <br> (IM of Timer B) | $\begin{gathered} \text { IFTB } \\ \text { (IF of Timer B) } \end{gathered}$ | \$002 |
| 3 | Not Used | Not Used | Not Used | Not Used | \$003 |
| IF: <br> IM: <br> I/E: <br> SP: | Interrupt Request Flag Interrupt Mask Interrupt Enable Flag Stack Pointer |  |  |  |  |
| Note: | Each bit in the interrupt control bits area is set by the SEM/SEMD instruction, is reset by the REM/ REMD instruction, and is tested by the TM/TMD instruction. They are not affected by other instructions. Furthermore the interrupt request flag is not affected by the SEM/SEMD instruction. The content of status becomes invalid when "Not Used" bits or the RSP bit are tested by a TM or TMD instruction. |  |  |  |  |

Figure 3. Interrupt Control Bit Area Configuration


Figure 4. Configuration of Memory Register, Stack Area and Stack Position

## Registers and Flags

The MCU has nine registers and two flags for CPU operations (figure 5).

Accumulator (A), B Register (B): The 4-bit accumulator and $B$ register hold the results of the arithmetic logic unit (ALU), and transfer data to/from memories, I/O, and other registers.
$\mathbf{W}$ Register ( $\mathbf{W}$ ), $\mathbf{X}$ Register ( $\mathbf{X}$ ), $Y$ Register ( $\mathbf{Y}$ ): The $W$ register is a 2-bit, and the $X$ and $Y$ registers are 4-bit registers used for indirect addressing of RAM. The $Y$ register is also used for D port addressing.

SPX Register (SPX), SPY Register (SPY): The 4-bit registers SPX and SPY assist the X and $Y$ registers respectively.

Carry (CA): The carry (CA) stores the overflow from ALU generated by an arithmetic operation. It is also affected by SEC, REC, ROTL and ROTR instructions.

During interrupt servicing, carry is pushed onto the stack. It is restored by a RTNI instruction, but not by a RTN instruction.

Status (ST): The status (ST) holds the ALU overflow, ALU non-zero, and the results of bit
test instruction for the arithmetic or compare instructions. It is a branch condition of the BR , BRL, CAL, or CALL instructions. The value of the status remains unchanged until the next arithmetic, compare, or bit test instruction is executed. Status becomes 1 after the BR, BRL, CAL, or CALL instruction whether it is executed or skipped. During interrupt servicing, status is pushed onto the stack and restored back from the stack by a RTNI instruction, but not by a RTN instruction.

Program Counter (PC): The program counter is a 14 -bit binary counter which controls the sequence in which the instructions stored in ROM are executed.

Stack Pointer (SP): The stack pointer (SP) is used to point to the address of the next stacking area (up to 16 levels).

The stack pointer is initialized to RAM address $\$ 3 F F$. It is decremented by 4 when data is pushed onto the stack, and incremented by 4 when data is restored from it. The stack can only be used up to 16 levels deep because the upper 4 bits of the stack pointer are fixed at 1111.

The stack pointer is initialized to $\$ 3 F F$ by either MCU reset or the RSP bit reset by a REM/REMD instruction.


Figure 5. Registers and Flags

## Interrupt

Three interrupt sources are available on the MCU: external requests ( $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}$ ), and timer/counter (timer B). For each source, an interrupt request flag (IF), interrupt mask (IM), and interrupt vector addresses are provided to control and maintain the interrupt request. The interrupt enable flag (IE) is also used to control interrupt operations.

Interrupt Control Bits and Interrupt Service: The interrupt control bits are
mapped on $\$ 000$ through $\$ 003$ of the RAM space. They are accessible by RAM bit manipulation instructions. (The interrupt request flag (IF) cannot be set by software.) The interrupt enable flag (IE) and IF are cleared to 0 , and the interrupt mask (IM) is set to 1 at initialization by MCU reset.

Figure 6 is a block diagram of the interrupt control circuit. Table 1 shows the interrupt priority and vector addresses, and table 2 shows the interrupt conditions corresponding to each interrupt source.

Table 1. Vector Addresses and Interrupt Priority

| Reset, Interrupt | Priority | Vector addresses |
| :--- | :--- | :--- |
| RESET | - | $\$ 0000$ |
| $\overline{\mathrm{INT}_{0}}$ | 1 | $\$ 0002$ |
| $\overline{\mathrm{INT}}_{1}$ | 2 | $\$ 0004$ |
| Timer B | 3 | $\$ 0008$ |

Table 2. Conditions of Interrupt Service

| Interrupt Control Bit | $\overline{\mathrm{INT}}_{\mathbf{0}}$ | $\overline{\mathbf{I N T}}_{\mathbf{1}}$ | Timer B |
| :--- | :--- | :--- | :--- |
| I/E | 1 | 1 | 1 |
| $\mathrm{IFO} \cdot \overline{\mathrm{IM} 0}$ | 1 | 0 | 0 |
| $\mathrm{IF} 1 \cdot \overline{\mathrm{IM} 1}$ | $*$ | 1 | 0 |
| $\mathrm{IFTB} \cdot \overline{\mathrm{IMTB}}$ | $*$ | $*$ | 1 |

Notes: Don't care


Figure 6. Interrupt Control Circuit Block Diagram

The interrupt request is generated when the IF is set to 1 and IM is 0 . If the IE is 1 at this time, the interrupt will be activated and vector addresses will be generated from the priority PLA corresponding to the interrupt sources.

Figure 7 shows the interrupt service sequence, and figure 8 shows the interrupt service flowchart. If an interrupt is requested, the instruction being executed finishes in the first cycle. The IE is reset in the second cycle. In the second and third cycles, the carry, status, and program counter are pushed onto the stack. In the third cycle, the instruction is re-executed after the MCU jumps to the vector address.

In each vector address, program a JMPL instruction to branch to the starting address of the interrupt service program. The IF which caused the interrupt service must be reset by software in the interrupt service program.

Interrupt Enable Flag (I/E: S000 bit 0): The interrupt enable flag enables/disables interrupt requests as shown in table 3. It is reset by interrupt servicing and set by the RTNI instruction.

External Interrupts ( $\overline{I N T}_{0}, \overline{I N T}_{1}$ ): The external interrupt request inputs ( $\mathrm{INT}_{0}, \overline{\mathrm{INT}}_{1}$ ) can be selected by the port mode register
(PMR: \$004). Setting bit 3 and bit 2 of PMR causes $\mathrm{R3}_{3} / \overline{\mathrm{INT}}_{1}$ pin and $\mathrm{R}_{2} / \overline{\mathrm{INT}}_{0}$ pin to be used as $\overline{\mathrm{INT}}_{1}$ pin and $\overline{\mathrm{INT}}_{0}$ pin respectively.

The external interrupt request flags (IF0, IF1) are set at the falling edge of $\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ inputs. (Refer to table 4.)

The $\overline{\mathrm{INT}}_{1}$ input can be used as a clock signal input to timer B. Then, timer B counts up at each falling edge of the $\overline{\mathrm{INT}}_{1}$ input. When $\overline{\mathrm{INT}}_{1}$ is useal as timer B external event input, external interrupt mask (IM1) has to be set so that the interrupt request by $\overline{\mathrm{INT}}_{1}$ will not be accepted. (Refer to table 5.)

External Interrupt Request Flags (IFO: $\mathbf{\$ 0 0 0}$ bit 2, IF1: \$001 bit 0): The external interrupt request flags (IF0, IF1) are set at the falling edge of the $\overline{\mathrm{INT}}_{0}$, and $\overline{\mathrm{INT}}_{1}$ inputs respectively.

External Interrupt Masks (IMO: \$000 bit 3, IM1: \$001 bit 1): The external interrupt masks mask the external interrupt requests.

Port Mode Register (PMR: \$004): The port mode register is a 4 -bit write-only register which controls the $\mathrm{R}_{2} / \overline{\mathrm{INT}}_{0}$ pin, and $\mathrm{R}_{3} /$ $\mathrm{INT}_{1}$ pin as shown in table 6. The port mode register will be initialized to $\$ 0$ by MCU reset. These pins are therefore initially used as ports.

Table 3. Interrupt Enable Flag

| Interrupt Enable Flag | Interrupt Enable/Disable |
| :--- | :--- |
| 0 | Disable |
| 1 | Enable |

## Table 4. External Interrupt Request Flag

| Ex Int Req Flags | Interrupt Requests |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Table 5. External Interrupt Mask
External Interrupt Masks Interrupt Requests

| 0 | Enable |
| :--- | :--- |
| 1 | Disable (masks) |

Table 6. Port Mode Register

| PMR3 | $\mathbf{R 3}_{\mathbf{3}} / \overline{\mathbf{N N T}}_{\mathbf{1}}$ Pin |
| :--- | :--- |
| 0 | Used as R3 $_{3}$ port input/output pin |
| 1 | Used as $\overline{\mathrm{INT}}_{1}$ input pin |


| PMR2 | $\mathbf{R 3}_{\mathbf{2}} /{\overline{\mathbf{N T}} \mathbf{T}_{\mathbf{0}} \text { Pin }}^{\mathbf{0}}$Used as $\mathrm{R}_{2}$ port input/output pin  <br> 1 Used as $\overline{\mathrm{INT}}_{0}$ input pin |
| :--- | :--- |



Figure 7. Interrupt Servicing Sequence


Figure 8. Interrupt Servicing Flowchart

## HITACHI

## Timer

The MCU contains a prescaler and a timer/ counter (timer B, figure 9) whose functions are the same as HMCS404C's. The prescaler is an 11-bit binary counter, and timer B is an 8bit auto-reload timer/ event counter.

Prescaler: The input to the prescaler is a system clock signal. The prescaler is initialized to $\$ 000$ by MCU reset, and it starts to count up the system clock signal as soon as RESET input goes to logic 0 . The prescaler keeps counting up except in MCU reset and stop mode. The prescaler provides clock signals to timer $B$. The prescaler divide ratio is selected by the timer mode register B (TMB).

Timer B Operation: The timer mode register B (TMB: \$009) selects the auto-reload function, input clock source, and the prescaler divide ratio for timer B. When the external event input is used as an input clock signal to timer B, select $\mathrm{R}_{3} / \overline{\mathrm{INT}}_{1}$ as $\overline{\mathrm{INT}}_{1}$ and set the external interrupt mask (IM1) to prevent an external interrupt request from occurring.

Timer $B$ is initialized according to the data written into the timer load register by software. Timer B counts up at every clock input signal. When the next clock signal is applied to timer $B$ after it is set to $\$ F F$, it will generate an overflow output. In this case, if the autoreload function is selected timer $B$ is initialized according to the value of the timer load register. If it is not selected, timer $B$ goes to $\$ 00$. The timer B interrupt request flag (IFTB: $\$ 002$ bit 0 ) will be set at this overflow output.

Timer Mode Register B (TMB: \$009): The timer mode register B (TMB) is a 4-bit writeonly register which selects the auto-reload function, the prescaler divide ratio, and the source of the clock input signal, as shown in table 7. The timer mode register B is initialized to $\$ 0$ by MCU reset.

The operation mode of timer $B$ changes at the second instruction cycle after the timer mode register $B$ is written to. Initialization of timer $B$ by writing data into the timer load register should be performed after the contents of TMB are changed. Configuration and function of timer mode register $B$ is shown in figure 10.

Timer $B$ (TCBL: S00A, TCBU: \$00B, TLRL: SOOA, TLRU: SOOB): Timer B consists of an 8bit write-only timer load register and an 8-bit read-only timer/event counter. Each of them has a low-order digit (TCBL: \$00A, TLRL: \$00A) and a high-order digit (TCBU: \$00B, TLRU: \$00B). (Refer to figure 2.)

The timer/event counter can be initialized by writing data into the timer load register. In this case, write the low-order digit first, and then the high-order digit. The timer/event counter is initialized when the high-order digit is written. The timer load register is initialized to $\$ 00$ by the MCU reset.

The counter value of timer B can be obtained by reading the timer/event counter. In this case, read the high-order digit first, and then the low-order digit. The count value of the low-order digit is latched when the high-order digit is read.


Figure 9. Timer Block Diagram

Timer B Interrupt Request Flag (IFTB: \$002 bit 0): The timer B interrupt request flag is set by the overflow output of timer B (table 8).

Timer B Interrupt Mask (IMTB: \$002 bit 1): The timer B interrupt mask prevents an interrupt request from being generated by timer B Interrupt request flag (table 9).

| тMB3 |  |  | Auto-reload Function |
| :---: | :---: | :---: | :---: |
| 0 |  |  | No |
| 1 |  |  | Yes |
| TMB2 | TMB1 | TMBO | Prescaler Divide Ratio, Clock Input Source |
| 0 | 0 | 0 | $\div 2048$ |
| 0 | 0 | 1 | $\div 512$ |
| 0 | 1 | 0 | $\div 128$ |
| 0 | 1 | 1 | $\div 32$ |
| 1 | 0 | 0 | $\div 8$ |
| 1 | 0 | 1 | $\div 4$ |
| 1 | 1 | 0 | $\div 2$ |
| 1 | 1 | 1 | $\overline{\mathrm{INT}} 1$ (External Event Input) |

Table 8. Timer B Interrupt Request Flag

| Timer B Interrupt <br> Request Flag | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Table 9. Timer B Interrupt Mask
Timer B Interrupt Mask Interrupt Request

| 0 | Enable |
| :--- | :--- |
| 1 | Disable (Mask) |



Figure 10. Mode Register Configuration and Function

## Input/Output

The MCU has 35 I/O pins, 8 standard and 27 high voltage. One of three circuit types can be selected by mask option for each highvoltage pin: (A) "without pull-up MOS (NMOS open drain)", (B) "with pull-up MOS", or (C) "CMOS". High-voltage pins can be used as high-voltage I/O pins only when (A) is selected, but except R1 and R2. R1 and R2 are fixed to (A) mask option.

When any input/output pin is used as an input pin, the mask option and output data must be selected in the manner specified in table 11.

Output Circuit Operation With Pull-Up MOS Standard Pins: In the standard pin option with pull-up MOS, the circuit shown in figure 11 shortens the rise time of the output.

When the MCU executes an output instruction, it generates a write pulse to the $R$ port addressed by this instruction. This pulse will switch the PMOS (B) on and shorten the rise time. The write pulse keeps PMOS in the on state for one-eighth of the instruction cycle time. While the write pulse is 0 , a high output level is maintained by the pull-up MOS (C).

When the $\overline{H L T}$ signal becomes 0 in stop mode, MOS (A) (B) (C) turn off.

D Port: The D I/O port has 15 discrete I/O pins, each of which can be addressed independently. It can be set/reset through SED/RED and SEDD/REDD instructions, and can be tested through TD and TDD instructions. See table 10 for the I/O pin circuit types.

R Ports: The six $R$ ports are composed of 16 I/O pins, 4 output-only pins. Data is input through LAR and LBR instructions and output through LRA and LRB instructions. The MCU is not be affected when the input-only and/or non-existing ports are written into, while invalid data will be read from the output-only and/or non-existing ports.

The $\mathrm{R}_{2}$ and $\mathrm{R} 3_{3}$ pins are multiplexed with the $\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ pins respectively. See table 10 for the selectable circuit types for these I/O pins.

Unused I/O Pins: If unused I/O pins are left floating, the LSI mav malfunction because of noise. The I/O pins should be fixed as follows to prevent the malfunction.

High-voltage: select "without pull-up MOS" (NMOS open drain) via mask option and connect to $V_{C C}$ on the printed circuit board.

Standard: select "without pull-up MOS" (NMOS open drain) via mask option and connect to GND on the printed circuit board.

## Reset

Bringing the RESET pin high resets the MCU. At power-on, or when stop mode, is can called the reset must satisfy $t_{R C}$ for the oscillator to stabilize. In all other cases, at least two instructions cycles are required for the MCU to be reset.

Table 12 shows the parts initialized by MCU reset, and the status of each.

Table 10. I/O Pin Circuit Types

|  | Without Pull-Up MOS (NMOS Open Drain) (A) | With pull-up MOS (B) | CMOS (C) | Applicable Pins |
| :---: | :---: | :---: | :---: | :---: |
| 1/0 <br> Common Pins |  |  |  | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{14} \\ & \mathrm{R} 3_{0}-\mathrm{R} 3_{3} \\ & \mathrm{R} 4_{0}-\mathrm{R} 4_{3} \end{aligned}$ |
| High Current | Not available | Not available | Not available |  |
| High Voltage | Available | Not available | Not available |  |


| Without Pull-Up MOS <br> (NMOS Open Drain) (A) | Applicable <br> pins |
| :--- | :--- | :--- |
| I/O <br> Common <br> Pins | HLT-Do- Input |
| data |  |


|  | Without Pull-Up MOS (NMOS Open Drain) (A) | With Pull-Up MOS (B) | CMOS (C) | Applicable Pins |
| :---: | :---: | :---: | :---: | :---: |
| Output Pins |  |  |  | $\mathrm{RO}_{0}-\mathrm{RO}_{3}$ |
| High Current | Not available | Not available | Not available |  |
| High Voltage | Available | Not available | Not available |  |

Notes: 1. When "without pull-up MOS" is selected by mask option, $\mathrm{D}_{0}-\mathrm{D}_{14}, \mathrm{RO}, \mathrm{R} 3$, and R4 can be used as high voltage pins.
2. When "with pull-up MOS" or "CMOS" is selected by mask option, $\mathrm{D}_{0}-\mathrm{D}_{14}, \mathrm{RO}, \mathrm{R} 3$, and R4 are the same as standard pins.
3. R1 and R2 have only "without pull-up MOS" mask option and they are high current pins.

Table 11. Data Input from Input/Output Common Pins

| I/O Pin Circuit Type | Input Possible | Input Pin State |
| :--- | :--- | :--- |
| CMOS | No | - |
| Without pull-up MOS <br> (NMOS open drain) | Yes | 1 |
| With pull-up MOS | Yes | 1 |



Figure 11. Output Circuit Operation of Pins With Pull-Up MOS Option

## Table 12. Initial Value After MCU Reset

| Items |  | Initial Value by MCU Reset | Contents |
| :---: | :---: | :---: | :---: |
| Program Counter (PC) |  | \$0000 | Execute program from the top of ROM address |
| Status (ST) |  | 1 | Enable branch with conditional branch instructions |
| Stack Pointer (SP) |  | \$3FF | Stack level is 0 |
| I/O Pin Output Register | (A) Without Pull-Up MOS | 1 | Enable input |
|  | (B) With Pull-Up MOS | 1 | Enable input |
|  | (C) CMOS | 1 | - |
| Interrupt Flag | Interrupt Enable Flag (I/E) | 0 | Inhibit all interrupts |
|  | Interrupt Request Flag (IF) | 0 | No interrupt request |
|  | Interrupt Mask (IM) | 1 | Mask interrupt request |
| Mode Register | Port Mode Register (PMR) | 0000 | See port mode register |
|  | Timer Mode Register B (TMB) | 0000 | See timer mode register B |
| Timer/Counter | Prescaler | \$000 | - |
|  | Timer/Event Counter B (TCB) | \$00 | - |
|  | Timer Load Register (TLR) | \$00 | - |

Note: MCU reset affects the rest of registers an follows:

| Item |  | After Recovering from Stop Mode by MCU Reset | After MCU Reset (Non-Stop-Mode) |
| :---: | :---: | :---: | :---: |
| Carry | (CA) | The contents of the items before MCU reset are not retained. It is necessary to initialize them by software. | The contents of the items before MCU reset are not retained. It is necessary to initialize them by software. |
| Accumulator | (A) |  |  |
| B Register | (B) |  |  |
| W Register | (W) |  |  |
| X/SPX Registers | (X/SPX) |  |  |
| Y/SPY Registers | (Y/SPY) |  |  |
| RAM |  | The contents of RAM before MCU reset (just before STOP instruction) are retained. |  |

## HD404919

## Internal Oscillator Circuit

Figure 12 outlines the internal oscillator circuit. In addition, see figure 13 for the layout of
the ceramic filter. In this cases, external clock operation is available.


Figure 12. Internal Oscillator Circuit


Figure 13. Layout of Ceramic Filter

Table 13. Examples of Oscillator Circuits

|  | Circuit Configuration | Circuit Constants |
| :---: | :---: | :---: |
| External Clock Operation | Oscillator |  |
| Ceramic Filter Oscillator |  | Ceramic filter CSA 8.00MT (Murata) <br> $R_{f}: 1 M \Omega \pm 20 \%$ <br> $\mathrm{C}_{1}: 30 \mathrm{pF} \pm 20 \%$ <br> $\mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%$ |

Notes:1. For the ceramic filter resonator, the upper circuit parameters are recommended by the ceramic filter maker. Ceramic filter resonator, and the floating capacitance change circuit parameters in designing the board. In designig the resonator, please consult with the engineers of the ceramic filter maker to determine the circuit parameters.
2. Wiring between $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$, and elements should be as short as possible, and never cross other wires. Refer to the layout of ceramic filter (figure 13).

## Operating Modes

## Low Power Dissipation Mode

The MCU has two low power dissipation modes, standby mode and stop mode (table 14). Figure 14 is a mode transition diagram for these modes.

Standby Mode: Executing an SBY instruc-
tion puts the MCU into standby mode. In standby mode, the oscillator circuit is active and interrupts and timer/counter working. On the other hand, the CPU stops since the clock related to the instruction execution stops. Registers, RAM, and I/O pins retain the states they were in just before the MCU went into standby mode.

Table 14. Low Power Dissipation Mode

| Condition | Standby Mode | Stop Mode |
| :--- | :--- | :--- |
| Instruction | SBY instruction | STOP instruction |
| Oscillator circuit | Active | Stopped |
| Instruction execution | Stopped | Stopped |
| Register, flag | Retained | Reset (note 1) |
| Interrupt function | Active | Stopped |
| RAM | Retained | Retained |
| Input/output pins | Retained (note 2) | High impedance |
| Timer/counter | Active | Stopped |
| Recovery method | RESET input, interrupt request | RESET input |

Notes: 1. The MCU recovers from stop mode by RESET input. Refer to table 12 for the contents of flags and registers.
2. As $I / O$ circuits are active, an $I / O$ current may flow in standby mode, depending on the state of the $I / O$ pins. This is an additional current added to the standby mode current dissipation.


Figure 14. MCU Operation Mode Transition

Standby mode may be cancelled by inputting RESET or by asserting an interrupt request. In the former case the MCU is reset. If the interrupt enable flag is 1 at this time, the interrupt is executed, while if it is 0 , the interrupt request is put on hold and normal instruction execution continues. In the later case, the MCU becomes active and executes the next instruction following the SBY instruction.

Figure 15 shows the flowchart of the standby mode.

Stop Mode: Executing a STOP instruction brings the MCU into stop mode, in which the oscillator circuit and every function of the MCU stop.

Stop mode may be cancelled by resetting the MCU. At this time, as shown in figure 16, reset input must be applied at least to $t_{R C}$ for oscillation to stabilize. (Refer to AC Characteristics table.) After stop mode is cancelled, RAM retains the state it was in just before the MCU went into stop mode, but the accumulator, B register, W register, Y/SPY registers, and carry may not retain their contents.


Figure 15. MCU Standby Mode Operation Flowchart

## RAM Addressing Mode

As shown in figure 17, the MCU has three RAM addressing modes: register indirect addressing, direct addressing, and memory register addressing.

Register Indirect Addressing: The W register, X register, and Y register contents (10 bits) are used as the RAM address.

Direct Addressing: A direct addressing instruction consists of two words, with the word (10 bits) following the opcode used as the RAM address.

Memory Register Addressing: The memory register ( 16 digits from $\$ 020$ to $\$ 02 \mathrm{~F}$ ) is accessed by executing the LAMR and XMRA instructions.

## ROM Addressing Mode and $P$ Instructions

The MCU has four ROM addressing modes, as shown in figure 18.

Direct addressing Mode: The program can branch to any address in the ROM memory space by executing a JMPL, BRL, or CALL instruction. These instructions replace the 14 program counter bits ( $\mathrm{PC}_{13}$ to $\mathrm{PC}_{0}$ ) with 14 -bit immediate data.

Current Page Addressing Mode: The ROM memory space is divided into pages, with 256 words in each page. Page zero begins at address $\$ 0000$. By executing a BR instruction, the program can branch to an address in the current page. This instruction replaces the low-order eight bits of the program counter ( $\mathrm{PC}_{7}$ to $\mathrm{PC}_{0}$ ) with the 8 -bit immediate data.

When BR is on a page boundary ( $256 n+255$ ) (figure 19), executing a BR instruction transfers the PC contents to the next page because of the hardware architecture. Consequently, the program branches to the next page when the BR is used on a page boundary. The HMCS400 series cross macro assembler has an automatic paging facility for ROM pages.

Zero Page Addressing Mode: By executing a CAL instruction, the program can branch to the zero page subroutine area, which is located at \$0000-\$003F. When a CAL instruction is executed, 6-bits of immediate data are placed in the low- order six bits of the program counter ( $\mathrm{PC}_{5}$ to $\mathrm{PC}_{0}$ ) and Os are placed in the high-order eight bits ( $\mathrm{PC}_{13}$ to $\mathrm{PC}_{6}$ ).

Table Data Addressing: By executing a TBR instruction, the program can branch to the address determined by the contents of the 4 -bit immediate data, accumulator, and $B$ register.

P Instruction: ROM data addressed by table data addressing can be referred to by a $P$ instruction (figure 20). When bit 8 in the referred ROM data is 1,8 bits of ROM data are written into the accumulator and B register. When bit 9 is 1,8 bits of ROM data are written into the R1 and R2 port output register. When both bits 8 and 9 are 1, ROM data are written into the accumulator and $B$ register and also to the R1 and R2 port output register at the same time.

The $P$ instruction has no effect on the program counter.


Figure 16. Timing Chart of Recovering from Stop Mode


Direct Addressing


Memory Register Addressing

Figure 17. RAM Addressing Mode


Direct Addressing


Current Page Addressing


Zero Page Addressing


Table Data Addressing

Figure 18. ROM Addressing Mode


Figure 19. BR Instruction Branch Destination on Page Boundary


Address Designation


Pattern
Figure 20. P Instruction

## Instruction Set

The HD404919 provides 100 instructions which are classified into 10 groups as follows;

1. Immediate instruction
2. Register-to-register instruction
3. RAM address instruction
4. RAM register instruction
5. Arithmetic instruction
6. Compare instruction
7. RAM bit manipulation instruction
8. ROM address instruction
9. Input/output instruction
10. Control instruction

Tables 15-24 list their functions, and table 25 is an opcode map.

Table 15. Immediate Instructions



Note : An operand is provided for the second word of LAW and LWA instruction by the assembler automatically.

Table 17. RAM Address Instructions


Note: An operand is provided for the second word of LAW and LWA instruction by assembler automatically.

## Table 18. RAM Register Instructions



Note: $(X Y)$ and $(X)$ have the following meaning:
(1) The instructions with (XY) have 4 mnemonics and 4 object codes each (example of LAM $(X Y)$ is given, below).

| Mnemonic | $\mathbf{y}$ | $\mathbf{x}$ | Function |
| :--- | :--- | :--- | :--- |
| LAM | 0 | 0 |  |
| LAMX | 0 | 1 | $\mathrm{X} \mapsto \mathrm{SPX}$ |
| LAMY | 1 | 0 | $\mathrm{Y} \mapsto \mathrm{SPY}$ |
| LAMXY | 1 | 1 | $\mathrm{X} \mapsto \mathrm{SPX}, \mathrm{Y} \mapsto$ SPY |

(2) The instructions with ( $X$ ) have 2 mnemonics and 2 object codes each (example of LMAIY $(X)$ is given below).

| Mnemonic | $\mathbf{x}$ | Function |
| :--- | :--- | :--- |
| LMAIY | 0 |  |
| LMAIYX | 1 | $X \mapsto$ SPX |

Table 19. Arithmetic Instructions

| Operation | Mnemonic | Operation | Co | Code |  |  |  |  | Function | Status | Words/ Cycles$1 / 1$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Add Immediate to A | Al i | 1010 | 00 | 0 | $i_{3}$ | $\mathrm{i}_{2}$ | $i_{1}$ |  | $\mathrm{A}+\mathrm{i} \rightarrow \mathrm{A}$ | OVF |  |
| Increment B | IB | 0001 | 10 | 0 | 1 | 1 | 0 | 0 | $B+1 \rightarrow B$ | NZ | 1/1 |
| Decrement B | DB | 0011 | 10 | 0 | 1 | 1 | 1 | 1 | $B-1 \rightarrow B$ | NB | 1/1 |
| Decimal Adjust for Addition | DAA | 0010 | 01 | 0 | 0 | 1 | 1 | 0 |  |  | 1/1 |
| Decimal Adjust for Subtraction | DAS | 0010 | 01 | 0 | 1 | 0 | 1 | 0 |  |  | 1/1 |
| Negate A | NEGA | 0001 | 11 | 0 | 0 | 0 | 0 | 0 | $\bar{A}+1 \rightarrow A$ |  | 1/1 |
| Complement B | COMB | 0101 | 10 | 0 | 0 | 0 | 0 | 0 | $\bar{B} \rightarrow B$ |  | 1/1 |
| Rotate Right A with Carry | ROTR | 0010 | 01 | 0 | 0 | 0 | 0 | 0 |  |  | 1/1 |
| Rotate Left A with Carry | ROTL | 0010 | 01 | 0 | 0 | 0 | 0 | 1 |  |  | 1/1 |
| Set Carry | SEC | $\begin{array}{lllll}0 & 0 & 1 & 1\end{array}$ | 11 | 0 | 1 | 1 | 1 | 1 | $1 \rightarrow C A$ |  | 1/1 |
| Reset Carry | REC | 00011 | 1 | 0 | 1 | 1 | 0 | 0 | O $\rightarrow$ CA |  | 1/1 |
| Test Carry | TC | 0001 | 1 | 0 | 1 | 1 | 1 | 1 |  | CA | 1/1 |
| Add A to Memory | AM | 0000 | 00 | 0 | 1 | 0 | 0 | 0 | $M+A \rightarrow A$ | OVF | 1/1 |
| Add A to Memory | AMD d | $\begin{array}{cccc} 0 & 1 & 0 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} \end{array}$ | $\begin{array}{cc} 0 & 0 \\ d_{6} & d_{5} \end{array}$ | $\begin{gathered} 0 \\ 5 \\ 5 \end{gathered}$ |  |  | ${ }_{0}^{0}$ |  | $M+A \rightarrow A$ | OVF | 2/2 |
| Add A to Memory with Carry | AMC | 0000 | 00 | 1 | 1 | 0 | 0 | 0 | $\begin{aligned} & \mathrm{M}+\mathrm{A}+\mathrm{CA} \rightarrow \mathrm{~A} \\ & \mathrm{OVF} \rightarrow \mathrm{CA} \end{aligned}$ | OVF | 1/1 |
| Add A to Memory with Carry | AMCD d | $\begin{array}{cccc} 0 & 1 & 0 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} \end{array}$ | $\begin{array}{cc} 0 & 0 \\ d_{6} & d_{5} \end{array}$ | $\begin{gathered} 1 \\ 5 d_{4} \end{gathered}$ |  |  |  |  | $\begin{aligned} & M+A+C A \rightarrow A \\ & O V F \rightarrow C A \end{aligned}$ | OVF | 2/2 |
| Subtract A from Memory with Carry | SMC | 0010 | 00 | 1 | 1 | 0 | 0 | 0 | $\begin{aligned} & M-A-\overline{C A} \rightarrow A \\ & N B \rightarrow C A \end{aligned}$ | NB | 1/1 |
| Subtract A from Memory with Carry | SMCD d | $\begin{array}{cccc} 0 & 1 & 1 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} \end{array}$ | $\begin{array}{ll} 0 & 0 \\ d_{6} & d_{5} \end{array}$ | $\begin{gathered} 1 \\ 5 d_{4} \end{gathered}$ |  |  |  |  | $\begin{aligned} & M-A-\overline{C A} \rightarrow A \\ & N B \rightarrow C A \end{aligned}$ | NB | 2/2 |
| OR A and B | OR | 0101 | 10 | 0 | 0 | 1 | 0 | 0 | $A \cup B \rightarrow A$ |  | 1/1 |
| AND Memory with $A$ | ANM | 0010 | 00 | 1 | 1 | 1 | 0 | 0 | $A \cap M \rightarrow A$ | $N Z$ | 1/1 |
| AND Memory with A | ANMD d | $\begin{array}{cccc} 0 & 1 & 1 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} \end{array}$ | $\begin{array}{cc} 0 & 0 \\ d_{6} & d_{5} \end{array}$ | $\begin{gathered} 1 \\ 5 d_{4} \end{gathered}$ | $\begin{gathered} 1 \\ 4 d_{3} \end{gathered}$ |  |  |  | $A \cap M \cdot A$ | NZ | 2/2 |
| OR Memory with A | ORM | 0000 | 00 | 0 | 1 | 1 | 0 | 0 | $A \cup M \rightarrow A$ | NZ | 1/1 |
| OR Memory with A | ORMD d | $\begin{array}{cccc} 0 & 1 & 0 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} \end{array}$ | $\begin{array}{cc} 0 & 0 \\ d_{6} & d_{5} \end{array}$ | $0$ | $\begin{gathered} 1 \\ 4 d_{3} \end{gathered}$ |  |  |  | $A \cup M \cdot A$ | NZ | 2/2 |
| EOR Memory with A | EORM | 0000 | 00 | 1 | 1 | 1 | 0 | 0 | $A \oplus M \cdots A$ | NZ | 1/1 |
| EOR Memory with A | EORMD d | $\begin{array}{cccc} 0 & 1 & 0 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} \end{array}$ | $\begin{array}{cc} 0 & 0 \\ d_{6} & d_{5} \end{array}$ | $\begin{gathered} 1 \\ 5 \\ 5 \end{gathered}$ | $\begin{gathered} \frac{1}{d_{3}} \end{gathered}$ |  |  |  | $A \oplus\left(\begin{array}{l}\text { ( }\end{array}\right.$ | NZ | 2/2 |

Note: $\quad \mathrm{n}$ : Logical AND
U : Logical OR
$\oplus$ : Exclusive OR

Table 20. Compare Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Immediate Not Equal to Memory | INEM i | $00000100 i_{3} i_{2} i_{1}$ io | $i \neq M$ | NZ | 1/1 |
| Immediate Not Equal to Memory | INEMD i,d | $\begin{array}{lllllllllllll}0 & 1 & 0 & 0 & 1 & i_{3} & i_{2} & i_{1}\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \neq M$ | NZ | 2/2 |
| A Not Equal to Memory | ANEM | 0000000100 | $A \neq M$ | NZ | 1/1 |
| A Not Equal to Memory | AMEMD d |  | $A \neq M$ | NZ | 2/2 |
| B Not Equal to Memory | BNEM | 0001000100 | $B \neq M$ | NZ | 1/1 |
| Y Not Equal to Immediate | YNEI i |  | $\mathrm{Y} \neq \mathrm{i}$ | NZ | 1/1 |
| Immediate Less or Equal to Memory | ILEM i |  | $i \leqq M$ | NB | 1/1 |
| Immediate Less or Equal to Memory | ILEMD i,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \leqq M$ | NB | 2/2 |
| A Less or Equal to Memory | ALEM | 0000010100 | $A \leqq M$ | NB | 1/1 |
| A Less or Equal to Memory | ALEMD d | $010000100100$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \leqq M$ | NB | 2/2 |
| B Less or Equal to Memory | BLEM | 0011000100 | $B \leqq M$ | NB | 1/1 |
| A Less or Equal to Immediate | ALEI i |  | $A \leq i$ | NB | 1/1 |

Table 21. RAM Bit Manipulation Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set Memory Bit | SEM $n$ | $0010000010 n_{1}$ | $1 \rightarrow \mathrm{M}(\mathrm{n})$ |  | 1/1 |
| Set Memory Bit | SEMD n, d | $01100001 n_{1} 0$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $1 \rightarrow M(n)$ |  | 2/2 |
| Reset Memory Bit | REM n | $00010000100 n 10$ | $0 \rightarrow M(n)$ |  | 1/1 |
| Reset Memory Bit | REMD n, d | $01100010 n_{1} n_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $0 \rightarrow M(n)$ |  | 2/2 |
| Test Memory Bit | TM n |  |  | M(n) | 1/1 |
| Test Memory Bit | TMD n,d | $0111000111 n_{1} 0$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | M(n) | 2/2 |

Table 22. ROM Address Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Branch on Status 1 | BR b | $11 b_{7} b_{6} b_{5} b_{4} b_{3} b_{2} b_{1} b_{0}$ |  | 1 | 1/1 |
| Long Branch on Status 1 | BRL u | $\begin{array}{lllllll}0 & 1 & 0 & 1 & 1\end{array} p_{3} p_{2} p_{1} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Long Jump Unconditionally | JMPL u | $\begin{array}{lllllll}0 & 1 & 0 & 1 & 1 & p_{3} p_{2} p_{1} p_{0}\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  |  | 2/2 |
| Subroutine Jump on Status 1 | CAL a |  |  | 1 | 1/2 |
| Long Subroutine Jump on Status 1 | CALL u | $\begin{array}{lllllll}0 & 1 & 0 & 1 & 1 & 0 & p_{3} p_{2}\end{array} p_{1} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Table Branch | TBR p | $\begin{array}{llllllll}0 & 0 & 1 & 0 & 1 & 1 & p_{3} & p_{2} \\ p_{1}\end{array} p_{0}$ |  |  | 1/1 |
| Return from Subroutine | RTN | 0000010000 |  |  | 1/3 |
| Return from Interrupt | RTNI | 0000000100001 | $1 \rightarrow 1 / E$ <br> CA Restore | ST | 1/3 |

Table 23. Input/Output Instructions


Table 24. Control Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  |  | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No Operation | NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  | 1/1 |
| Standby Mode | SBY | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |  |  | 1/1 |
| Stop Mode | STOP | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |  |  | 1/1 |

Note: HD404919 has no serial interface, so STS (start serial) operates the same as NOP.

## Table 25. Opcode Map



1-word/2-cycle Instruction
$\qquad$ 1-word/3-cycle Instruction

RAM Direct Address
Instruction
(2-word/2-cycle)

2-word/2-cycle Instruction

## Absolute Maximum Ratings

|  | Symbol | Value | Unit | Note |
| :--- | :--- | :--- | :--- | :--- |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 | V |  |
| Terminal Voltage | $\mathrm{V}_{\mathrm{T}}$ | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | 3 |
|  |  | -0.3 to +15 | V | 4 |
| Total Allowance of Input Current | $\Sigma \mathrm{lo}_{\mathrm{o}}$ | 200 | mA | 5 |
| Maximum Input Current | lo | 15 | mA | 7,8 |
| Maximum Output Current | $-\mathrm{lo}_{\mathrm{o}}$ | 45 | mA | 7,10 |
| Total Allowance of Output Current | $-\Sigma \mathrm{lo}$ | 50 | mA | 8,9 |
| Operating Temperature | $\mathrm{T}_{\mathrm{opr}}$ | -20 to +75 | mA | 6 |
| Storage Temperature | $\mathrm{T}_{\mathrm{stg}}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

Notes: 1. Permanent damage may occur if Absolute Maximum Ratings are exceeded. Normal operation should be under the conditions of Electrical Characteristics. If these conditions are exceeded, it may cause a malfunction or affect the reliability of LSI.
2. All voltages are with respect to GND.
3. Standard pins.
4. High-voltage pins.
5. Total allowance of input current is the total sum of input current which flows in from all I/O pins to GND simultaneously.
6. Total allowance of output current is the total sum of the output current which flows out from Vcc to all I/O pins simultaneously.
7. Maximum input current is the maximum amount of input current from each I/O pin to GND.
8. $D_{0}-D_{14}, R 3-R 4, R 0$
9. Maximum output current is the maximum amount of output current from $\mathrm{V}_{\mathrm{Cc}}$ to each $\mathrm{I} / \mathrm{O}$ pin. 10. R1-R2.

## Electrical Characteristics

## DC Characteristics

$\left(\mathrm{V} \mathrm{Cc}=4 \mathrm{~V}\right.$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $\left.+75^{\circ} \mathrm{C}\right)$

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | RESET, | 0.85 Vcc |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |  |
|  |  | $\overline{\mathrm{INT}}_{\mathrm{INT}}^{1}$ | 0.8 V CC |  | $V_{C C}+0.3$ | $v$ |  |  |
|  |  | $\mathrm{OSC}_{1}$ | $\mathrm{V}_{\mathrm{cc}}-0.5$ |  | $\mathrm{V}_{\mathrm{Cc}}+0.3$ | V |  |  |
| Input Low Voltage | V IL | RESET, | -0.3 |  | 0.15 VCC | V |  |  |
|  |  | $\begin{aligned} & {\overline{\mathrm{NT}}{ }_{0}}_{\overline{\mathrm{NNT}}_{1}}, \end{aligned}$ | -0.3 |  | 0.2 V cc | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | $-0.3$ |  | 0.5 | V |  |  |
| Input/Output <br> Leakage <br> Current | \| 1 | $\begin{aligned} & \frac{\text { RESET, }}{\text { INTOS }_{0}}, \\ & \text { INT }_{1} \\ & \text { OSC }_{1} \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | 1 |
| Current <br> Dissipation in Active Mode | Icc | $\mathrm{V}_{\mathrm{cc}}$ |  |  | 6.5 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{cC}}=5 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz}, \div 8 \end{aligned}$ | 2,5 |
| Current <br> Dissipation in Standby Mode | $\mathrm{I}_{\text {SBY }}$ | $\mathrm{V}_{\mathrm{cc}}$ |  |  | 1.8 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz}, \div 8 \end{aligned}$ | 3,5 |
| Current Dissipation in Stop Mode | $1_{\text {stop }}$ | $\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \left.V_{\text {in }} \overline{T \mathrm{TEST}}\right)=\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { to } \\ & \mathrm{V}_{\mathrm{CC}} ; \mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\text {in }}(\text { RESET })= \\ & 0 \mathrm{~V} \text { to } 0.3 \mathrm{~V} \end{aligned}$ | 4 |
| Stop Mode Retain Voltage | $v_{\text {stop }}$ | V cc | 2 |  |  | V |  |  |

Notes: 1. Excluding pull-up MOS current and output buffer current.
2. The MCU is in the reset state. Input/output current does not flow.

- MCU in reset state, operation mode
- RESET, TEST: VCc
- $\mathrm{D}_{0}-\mathrm{D}_{14}$, RO-R4: $\mathrm{V}_{\text {cc }}$ voltage

3. The timer/counter operates with the fastest clock. Input/output current does not flow.

- MCU in standby mode
- Input/output in reset state
- RESET: GND
- TEST: Vcc
- $\mathrm{D}_{0}-\mathrm{D}_{14}$, RO-R4: $\mathrm{V}_{\mathrm{Cc}}$ voltage

4. Excluding pull-up MOS current.
5. When $\mathrm{f}_{\text {osc }}=x \mathrm{MHz}$, estimate the current dissipation as follows:

Max value @ $x \mathrm{MHz}=x / 4 \times(\max$ value @ 4 MHz$)$

## Input/Output Characteristics for Standard Use

$\left(\mathrm{V} C \mathrm{C}=4 \mathrm{~V}\right.$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $\left.+75^{\circ} \mathrm{C}\right)$

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | R1-R2 | $0.7 \mathrm{~V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  | 3 |
|  |  | $\begin{aligned} & D_{0}-D_{14} \\ & \text { R3-R4 } \end{aligned}$ |  |  |  |  |  | 4 |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | R1-R2 | -0.3 |  | $0.3 \mathrm{~V}_{\mathrm{CC}}$ | v |  | 3 |
|  |  | $\begin{aligned} & D_{0}-D_{14} \\ & R 3-R 4 \end{aligned}$ |  |  |  |  |  | 4 |
| Output High Voltage | V OH | $\begin{aligned} & D_{0}-D_{14} \\ & \text { R3-R4, RO } \end{aligned}$ | $V_{\text {CC }}-1.0$ |  |  | v | $-\mathrm{I}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ | 1 |
|  |  | $\begin{aligned} & D_{0}-D_{14}, \\ & \text { R3-R4, RO } \end{aligned}$ | $V_{C C}-0.5$ |  |  | v | $-\mathrm{I}_{\mathrm{OH}}=0.5 \mathrm{~mA}$ | 1 |
| Output Low Voltage | VoL | $\begin{aligned} & D_{0}-D_{14}, \\ & \text { R3-R4, RO } \end{aligned}$ |  |  | 0.4 | V | $\mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  |
|  |  | R1-R2 |  |  | 1.2 | V | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{bL}=25 \mathrm{~mA}$ | 3 |
| Input/Output Leakage Current | \| U | $\begin{aligned} & D_{0}-D_{14}, \\ & \text { R3-R4, RO } \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 V$ to $V_{C C}$ | 2 |
|  |  | R1-R2 |  |  | 20 |  |  |  |
| Pull-Up MOS <br> Current | $-I_{p}$ | $\begin{aligned} & D_{0}-D_{14}, \\ & \text { R3-R4, RO } \end{aligned}$ | 30 | 60 | 150 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, \mathrm{~V}_{\text {in }}=0 \mathrm{~V}$ | 4 |

Notes: 1. Applied to I/O pins with CMOS output selected by mask option.
2. Pull-up MOS current and output buffer current are excluded.
3. Applied to $\mathrm{I} / \mathrm{O}$ pins without pull-up MOS mask option.
4. With pull up MOS is selected by mask option.

## Input/Output Characteristics for High Voltage Use

$\left(\mathrm{V} \mathrm{Cc}=4 \mathrm{~V}\right.$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $\left.+75^{\circ} \mathrm{C}\right)$

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{H}}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{14}, \\ & \mathrm{R} 3-\mathrm{R} 4 \end{aligned}$ | $0.7 \mathrm{~V}_{\mathrm{CC}}$ |  | 12 | V |  | 1 |
| Input Low Voltage | $V_{\text {IL }}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{14} \\ & \mathrm{R} 3-\mathrm{R} 4 \end{aligned}$ | -0.3 |  | 0.3 Vcc | V |  | 1 |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & D_{0}-D_{14}, \\ & \text { R3-R4, R0 } \end{aligned}$ | 11.5 |  |  | V | $500 \mathrm{k} \Omega$ to 12 V | 1 |
| Output Low Voltage | VoL | $\begin{aligned} & D_{0}-D_{14}, \\ & \text { R3-R4, RO } \end{aligned}$ |  |  | 0.4 | v | $\mathrm{loL}=1.6 \mathrm{~mA}$ | 1 |
| Input/Output Leakage Current | 111 | $\begin{aligned} & D_{0}-D_{14}, \\ & \text { R3-R4, RO } \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {cc }}$ | 1 |

Notes: 1. Applied to I/O pins without pull-up MOS by mask option.

## HD404919

## AC Characteristics

$\left(\mathrm{V} \mathrm{CC}=4 \mathrm{~V}\right.$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $\left.+75^{\circ} \mathrm{C}\right)$

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillation Frequency | $\mathrm{f}_{\text {osc }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ | 0.4 | 8 | 9 | MHz | Divide by 8 |  |
| Instruction Cycle Time | $t_{\text {cyc }}$ |  | 0.89 | 1 | 20 | $\mu \mathrm{S}$ |  |  |
| Oscillator Stabilization Time | $\mathrm{t}_{\mathrm{RC}}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  |  | 20 | ms |  | 1 |
| External clock Frequency | $\mathrm{f}_{\mathrm{cp}}$ | $\mathrm{OSC}_{1}$ | 0.4 | 8 | 9 | MHz |  | 2 |
| External Clock <br> High, Low <br> Level Width | $t_{C P H}$, <br> $t_{\mathrm{CPL}}$ | $\mathrm{OSC}_{1}$ | 41 |  |  | ns | Divide by 8 | 2 |
| External Clock Rise Time | ${ }_{\mathrm{C} P \mathrm{Pr}}$ | $\mathrm{OSC}_{1}$ |  |  | 15 | ns |  | 2 |
| External Clock Fall Time | $\mathrm{t}_{\text {CPf }}$ | OSC 1 |  |  | 15 | ns |  | 2 |
| Instruction cycle Time | $\mathrm{t}_{\text {cyc }}$ |  | 0.89 | 1 | 20 | $\mu \mathrm{S}$ |  | 2 |
| INTo High Level Width | $\mathrm{t}_{\mathrm{IOH}}$ | $\overline{\mathrm{INT}}_{0}$ | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 3 |
| $\overline{\text { INT }}_{0}$ Low Level Width | $\mathrm{t}_{\mathrm{IOL}}$ | $\overline{\mathrm{INT}}_{0}$ | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 3 |
| $\overline{\text { INT }}_{1}$ High Level Width | $\mathrm{t}_{11 \mathrm{H}}$ | $\overline{\mathrm{INT}}_{1}$ | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 3 |
| $\overline{\text { INT }}_{1}$ Low Level Width | $\mathrm{t}_{11 \mathrm{~L}}$ | $\overline{\mathrm{INT}}_{1}$ | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 3 |
| RESET High Level Width | $\mathrm{t}_{\text {RSTH }}$ | RESET | 2 |  |  | $t_{\text {cyc }}$ |  | 4 |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ | All pins |  |  | 15 | pF | $\begin{aligned} & f=1 \mathrm{MHz}, \\ & V_{\mathrm{in}}=0 \mathrm{~V} \end{aligned}$ |  |
| RESET Fall Time | $t_{\text {RSTf }}$ |  |  |  | 20 | ms |  | 4 |

Notes: 1. Oscillator stabilization time is the time until the oscillator stabilizes after $\mathrm{V}_{\mathrm{Cc}}$ reaches its minimum allowable voltage 4 V after power-on, or after RESET goes high. At power-on or stop mode release, RESET must be kept high for at least $t_{R C}$. Since $t_{R C}$ depends on the crystal or ceramic filter's circuit constant and stray capacitance, please get the manufacturer's advice when designing the RESET circuit. (See figure 21.)
2. See figure 22.
3. See figure 23.
4. See figure 24.

## Ceramic filter oscillator



Ceramic filter: CSA8.00MT (Murata)
$R_{f}: 1 \mathrm{M} \Omega \pm 20 \%$
$C_{1}: 30 \mathrm{pF} \pm 20 \%$
$\mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%$
Figure 21. Oscillator Circuit


Figure 22. Oscillator Timing


Figure 23. Interrupt Timing
$\square$
Figure 24. Reset Timing

## HD404919

HD404919
MASK OPTION LIST

| Date of Order |  |
| :--- | :--- |
| Customer |  |
| Dept． |  |
| Name |  |
| ROM Code Name |  |
| LSI Type Number <br> （Hitachi＇s entry） |  |

## 1／O Option

Please enter check marks in applicable items for I／O option selection．
A：Without Pull－up MOS（NMOS Open Drain）
B：With Pull－un MOS

C：CMOS（not be used as Input）
Note：1／O options masked by $\boxtimes$ are not available．

| Pin | Input／Output | I／O Option |  |  | Pin |  | Input／Output |  | 1／O Option |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A | B | C |  |  | A | B | C |
| $D_{0}$ | Input／Output |  |  |  | RO | ROo |  |  | ＊2 | Output |  |  |  |
| $\mathrm{D}_{1}$ | Input／Output |  |  |  |  | RO1 | Output |  |  |  |  |
| $\mathrm{D}_{2}$ | Input／Output |  |  |  |  | $\mathrm{RO}_{2}$ | Output |  |  |  |  |
| $\mathrm{D}_{3}$ | Input／Output |  |  |  |  | $\mathrm{RO}_{3}$ | Output |  |  |  |  |
| $\mathrm{D}_{4}$ | Input／Output |  |  |  | R1 | R10 | ＊ 1 | Input／Output |  |  |  |
| $\mathrm{D}_{5}$ | Input／Output |  |  |  |  | R11 |  | Input／Output |  |  | 行） |
| $\mathrm{D}_{6}$ | Input／Output |  |  |  |  | R12 |  | Input／Output |  |  |  |
| $\mathrm{D}_{7}$ | Input／Output |  |  |  |  | R13 |  | Input／Output |  |  | 促 |
| $\mathrm{D}_{8}$ | Input／Output |  |  |  | R2 | R20 |  | Input／Output |  |  | 那呺 |
| $\mathrm{D}_{9}$ | Input／Output |  |  |  |  | R21 |  | Input／Output |  |  |  |
| $\mathrm{D}_{10}$ | Input／Output |  |  |  |  | R22 |  | Input／Output |  |  | 位 1 为 |
| $\mathrm{D}_{11}$ | Input／Output |  |  |  |  | R23 |  | Input／Output |  | 位 |  |
| $\mathrm{D}_{12}$ | Input／Output |  |  |  | R3 | R30 | ＊ 2 | Input／Output |  |  |  |
| $\mathrm{D}_{13}$ | Input／Output |  |  |  |  | R31 |  | Input／Output |  |  |  |
| $\mathrm{D}_{14}$ | Input／Output |  |  |  |  | R32 |  | Input／Output |  |  |  |
|  |  |  |  |  |  | R33 |  | Input／Output |  |  |  |
|  |  |  |  |  | R4 | R40 |  | Input／Output |  |  |  |
|  |  |  |  |  |  | R41 |  | Input／Output |  |  |  |
|  |  |  |  |  |  | R42 |  | Input／Output |  |  |  |
|  |  |  |  |  |  | R43 |  | Input／Output |  |  |  |

Notes＊1．Means high current pins．
＊2．Means high voltage pins only when＂$A$＂mask option is selected．

ROM Code Media
Please enter check mark $(\square, X, \checkmark)$ in applicable item.

|  | ROM Code Media |
| :---: | :---: |
| $\square$ | EPROM: Emulator Type |
| $\square$ EPROM: EPROM On-Package Microcom- |  |
| puter Type |  |

APPLICATION CHECK LIST
Oscillator (CPG option)
Please enter check mark ( $\square, X, v^{\prime}$ ) in applicable item.

| CPG | $\square$ Ceramic Filter |
| :--- | :--- |
| Option | $\square$ External Clock |

## Description

The HD40P4919 CMOS 4-bit single-chip microcomputer in the HMCS400 series incorporates ROM, RAM, I/O, and timer/ counter and contain high-voltage I/O pins including high-current output pins.

By modyfying the program in the EPROM, the HD4OP4919 can be used for the evaluation of the HD40P4919 and HD404919 on for smallscale production.

## Features

- 4-bit architecture
- Application to $8 \mathrm{k}, 16 \mathrm{k}$ words $\times 10$ bits of EPROM $\left.\begin{array}{lll}8192 \text { words } \times 10 \text { bits } \\ 16384 \text { words } \times 10 \text { bits }\end{array}\right\} \cdots$...HN27C256 16384 words $\times 10$ bits
- 992 digits of 4 -bit RAM
- $35 \mathrm{I} / \mathrm{O}$ pins, including 27 high-voltage I/O pins (12 V max)
- Timer/counter
-11-bit prescaler
-8-bit auto-reload timer/event counter (timer B)
- Three interrupt sources
-External: 2
-Timer/counter: 1
- Subroutine stack
-Up to 16 levels including interrupts
- Minimum instruction execution time: $0.89 \mu \mathrm{~s}$
- Low power dissipation modes
-Standby: Stops instruction execution while allowing clock oscillation and interrupt functions to operate
-Stop: Stops instruction execution and clock oscillation while retaining RAM data
- On-chip oscillator
-Ceramic filter External Clock input
- Standard 42-pin dual in-line ceramic package
- Instruction set compatible with HD404918/HD404919; 100 instructions
- High programming efficiency with $10-$ bit/ word ROM: 78 single-word instructions
- Direct branch to all RAM areas
- Direct or indirect addressing of all RAM areas
- Subroutine nesting up to 16 levels including interrupts
- Binary and BCD arithmetic operations
- Powerful logical arithmetic operations
- Pattern generation/table lookup capability
- Bit manipulation for both RAM and I/O


## —Preliminary-

## Pin Arrangement



## Program Development Support Tools

- Cross assembler and simulator software for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PC


## Recommended Application EPROM

| Type No. | Program <br> Memory Capacity | fosc <br> (MHz) $)$ | EPROM <br> Type No. |
| :--- | :--- | :--- | :--- |
| HD4OP4919 | 8192 words | 4 | HN27C256G20 |
|  |  | 8 | HN27C256H85 |
|  |  | 8384 words | 4 |
|  |  | HN27C256G20 |  |

## Block Diagram



## Pin Description

GND, Vcc (Power Supply)

GND and $V_{C C}$ are the power supply pins for the MCU. Connect the GND to the ground ( 0 V ) and apply the $\mathrm{V}_{\mathrm{CC}}$ power supply voltage to the $\mathrm{V}_{\mathrm{CC}} \mathrm{pin}$.

## TEST (Test)

TEST is for test purposes only. Connect it to $\mathrm{V}_{\mathrm{CC}}$.

## RESET (Reset)

RESET resets the MCU. For details, see Reset section.

## OSC $_{\mathbf{1}}$, OSC $_{2}$ (Oscillator Connections)

$\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ are input pins for the internal oscillator circuit. They can be connected to a ceramic filter resonator, or external oscillator circuits. For details, see Internal Oscillator Circuit section.

## $\mathrm{D}_{\mathbf{0}}-\mathrm{D}_{14}$ (D Port)

The $D$ port is an input/output port addressed by the bit. These 15 pins are all input/output pins. $D_{0}$ to $D_{14}$ are high-voltage pins. The circuit type for each pin can be selected using a mask option. For details, see Input/Output section.


```
R40-R43 (R Ports)
```

RO to R4 are 4 -bit I/O ports. RO is an output port, and R1 to R4 are I/O ports. RO, R3, and R4 are higin-voitage ports, and $\overline{\mathrm{K}} \hat{1}$ and $\overline{\mathrm{K}} \bar{z}$ are high current ports. Each pin has a mask option which selects its circuit type. The pins $\mathrm{R}_{3}, \mathrm{R3}_{3}$ of port R3 are multiplexed with $\mathrm{INT}_{0}$ and $\overline{\mathrm{INT}}_{1}$ respectively. For details, see Input/ Output section.

## $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}$ (Interrupts)

$\overline{\mathrm{INT}}_{0}$ and ${\overline{\mathrm{I}} \mathrm{T}_{1}}$ are external interrupts for the $\mathrm{MCU} . \mathrm{INT}_{1}$ can be used as an external event input pin for timer B. $\mathrm{INT}_{0}$ and $\mathrm{INT}_{1}$ are multiplexed with $\mathrm{R}_{2}$ and $\mathrm{R}_{3}$ respectively. For details, see Interrupt section.

## Functional Description

## ROM Memory Map

The MCU includes 16384 words $\times 10$ bits of ROM. ROM is described in the following paragraphs and the ROM memory map (figure 1).

Vector Address Area (\$0000 to \$000F): Locations $\$ 0000$ through $\$ 000 \mathrm{~F}$ are reserved for JMPL instructions to branch to the starting address of the initialization program and of the interrupt service programs. After a reset or interrupt routine is serviced, the program is executed from the vector address.

Zero-Page Subroutine Area (\$0000 to S003F): Locations \$0000 through \$003F are reserved for subroutines. CAL instructions branch to subroutines.

Pattern Area (\$0000 to \$0FFF): Locations \$0000 through \$0FFF are reserved for ROM data. $P$ instructions allow referring to the ROM data as a pattern.

Program Area (\$0000 to \$3FFF): Locations from $\$ 0000$ to $\$ 3 F F F$ can be used for program code.


Figure 1. EPROM Memory Map

## RAM Memory Map

The MCU includes 992 digits of 4-bit RAM as the data and stack area. In addition to these areas, interrupt control bits and special function registers are also mapped on the RAM memory space. RAM memory map (figure 2) is described in the following paragraphs.

Interrupt Control Bit Area (\$000 to \$003): The interrupt control bit area (figure 3) is used for interrupt controls. It is accessible only by a RAM bit manipulation instruction.

However, the interrupt request flag cannot be set by software. The RSP bit is used only to reset the stack pointer.

Special Function Registers Area (\$004 to S00B): The special function registers are the mode or data registers for the external interrupt, and the timer/counter. These registers are classified into three types: write-only, read-only, and read/write as shown in figure 2. These registers cannot be accessed by RAM bit manipulation instructions.


Figure 2. RAM Memory Map

Data Area (\$020 to \$3BF): 16 digits, $\$ 020$ through $\$ 02 F$, in the data area are called memory registers (MR) and are accessible by LAMR and XMRA instructions (figure 4).

Stack Area (\$3C0 to \$3FF): Locations \$3C0 through $\$ 3 \mathrm{FF}$ are reserved for LIFO stacks to save the contents of the program counter (PC), status (ST) and carry (CA) when su-
broutine calls (CAL-instruction, CALLinstruction) and interrupts are serviced. This area can be used as a 16 nesting level stack in which one level requires 4 digits. Figure 4 shows the save condition. The program counter is restored by RTN and RTNI instructions. Status and carry are restored only by the RTNI instruction. This area, when not used for a stack, is available as a data area.

| 0 | bit 3 | bit 2 | bit 1 | bit 0 | \$000 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { IMO } \\ (\mathrm{IM} \text { of } \overline{\mathrm{INT}} \text { ) } \end{gathered}$ | $\frac{\text { IFO }}{(\text { IF of } \overline{\mathrm{INT}} \text { ) }}$ | $\begin{gathered} \text { RSP } \\ \text { (Reset SP Bit) } \end{gathered}$ | I/E (Interrupt Enable Flag) |  |
| 1 | Not Used | Not Used | $\begin{gathered} \mathrm{IM} 1 \\ (\mathrm{IM} \text { of } \overline{\mathrm{INT}}) \end{gathered}$ | $\begin{gathered} \mathrm{IF} 1 \\ \left(\mathrm{IF} \text { of } \overline{\mathrm{INT}_{1}}\right) \end{gathered}$ | \$001 |
| 2 | Not Used | Not Used | IMTB <br> (IM of Timer B) | $\begin{gathered} \text { IFTB } \\ \text { (IF of Timer B) } \end{gathered}$ | \$002 |
| 3 | Not Used | Not Used | Not Used | Not Used | \$003 |
| IF: <br> IM <br> I/E: <br> SP | Interrupt Request Flag Interrupt Mask Interrupt Enable Flag Stack Pointer |  |  |  |  |
| Note: | Each bit in the interrupt control bits area is set by the SEM/SEMD instruction, is reset by the REM/ REMD instruction, and is tested by the TM/TMD instruction. They are not affected by other instructions. Furthermore the interrupt request flag is not affected by the SEM/SEMD instruction. The content of status becomes invalid when "Not Used" bits or the RSP bit are tested by a TM or TMD instruction. |  |  |  |  |

Figure 3. Interrupt Control Bit Area Configuration


Figure 4. Configuration of Memory Register, Stack Area and Stack Position

## Registers and Flags

The MCU has nine registers and two flags for CPU operations (figure 5).

Accumulator (A), B Register (B): The 4-bit accumulator and $B$ register hold the results of the arithmetic logic unit (ALU), and transfer data to/from memories, I/O, and other registers.

W Register (W), X Register (X), Y Register ( $\mathbf{Y}$ ): The $W$ register is a 2-bit, and the $X$ and $Y$ registers are 4 -bit registers used for indirect addressing of RAM. The Y register is also used for D port addressing.

SPX Register (SPX), SPY Register (SPY): The 4-bit registers SPX and SPY assist the X and $Y$ registers respectively.

Carry (CA): The carry (CA) stores the overflow from ALU generated by an arithmetic operation. It is also affected by SEC, REC, ROTL and ROTR instructions.

During interrupt servicing, carry is pushed onto the stack. It is restored by a RTNI instruction, but not by a RTN instruction.

Status (ST): The status (ST) holds the ALU overflow, ALU non-zero, and the results of bit
test instruction for the arithmetic or compare instructions. It is a branch condition of the BR , BRL, CAL, or CALL instructions. The value of the status remains unchanged until the next arithmetic, compare, or bit test instruction is executed. Status becomes 1 after the BR, BRL, CAL, or CALL instruction whether it is executed or skipped. During interrupt servicing, status is pushed onto the stack and restored back from the stack by a RTNI instruction, but not by a RTN instruction.

Program Counter (PC): The program counter is a 14 -bit binary counter which controls the sequence in which the instructions stored in ROM are executed.

Stack Pointer (SP): The stack pointer (SP) is used to point to the address of the next stacking area (up to 16 levels).

The stack pointer is initialized to RAM address $\$ 3 F F$. It is decremented by 4 when data is pushed onto the stack, and incremented by 4 when data is restored from it. The stack can only be used up to 16 levels deep because the upper 4 bits of the stack pointer are fixed at 1111.

The stack pointer is initialized to $\$ 3 F F$ by either MCU reset or the RSP bit reset by a REM/REMD instruction.


Figure 5. Registers and Flags

## Interrupt

Three interrupt sources are available on the MCU : external requests ( $\overline{\mathrm{INT}}_{0}, \overline{\mathrm{INT}}_{1}$ ), and timer/counter (timer B). For each source, an interrupt request flag (IF), interrupt mask (IM), and interrupt vector addresses are provided to control and maintain the interrupt request. The interrupt enable flag (IE) is also used to control interrupt operations.

Interrupt Control Bits and Interrupt Service: The interrupt control bits are
mapped on $\$ 000$ through $\$ 003$ of the RAM space. They are accessible by RAM bit manipulation instructions. (The interrupt request flag (IF) cannot be set by software.) The interrupt enable flag (IE) and IF are cleared to 0 , and the interrupt mask (IM) is set to 1 at initialization by MCU reset.

Figure 6 is a block diagram of the interrupt control circuit. Table 1 shows the interrupt priority and vector addresses, and table 2 shows the interrupt conditions corresponding to each interrupt source.

Table 1. Vector Addresses and Interrupt Priority

| Reset, Interrupt | Priority | Vector addresses |
| :--- | :--- | :--- |
| RESET | - | $\$ 0000$ |
| $\mathrm{INT}_{0}$ | 1 | $\$ 0002$ |
| $\overline{\mathrm{NT}}_{1}$ | 2 | $\$ 0004$ |
| Timer B | 3 | $\$ 0008$ |

Table 2. Conditions of Interrupt Service

| Interrupt Control Bit | $\overline{\text { INT }}_{\mathbf{0}}$ | $\overline{\text { INT }}_{\mathbf{1}}$ | Timer B |
| :--- | :--- | :--- | :--- |
| I/E | 1 | 1 | 1 |
| $\mathrm{IFO} \cdot \overline{\mathrm{IMO}}$ | 1 | 0 | 0 |
| $\mathrm{IF} 1 \cdot \overline{\mathrm{IM} 1}$ | $*$ | 1 | 0 |
| $\mathrm{IFTB} \cdot \overline{\mathrm{IMTB}}$ | $*$ | $*$ | 1 |

Notes: Don't care


Figure 6. Interrupt Control Circuit Block Diagram

The interrupt request is generated when the IF is set to 1 and IM is 0 . If the IE is 1 at this time, the interrupt will be activated and vector addresses will be generated from the priority PLA corresponding to the interrupt sources.

Figure 7 shows the interrupt service sequence, and figure 8 shows the interrupt service flowchart. If an interrupt is requested, the instruction being executed finishes in the first cycle. The IE is reset in the second cycle. In the second and third cycles, the carry, status, and program counter are pushed onto the stack. In the third cycle, the instruction is re-executed after the MCU jumps to the vector address.

In each vector address, program a JMPL instruction to branch to the starting address of the interrupt service program. The IF which caused the interrupt service must be reset by software in the interrupt service program.

Interrupt Enable Flag (I/E: \$000 bit 0): The interrupt enable flag enables/disables interrupt requests as shown in table 3. It is reset by interrupt servicing and set by the RTNI instruction.

External Interrupts ( $\overline{\text { INT }}_{\mathbf{0}},{\left.\overline{I^{\prime}} \mathbf{I N}_{1}\right): \text { The }}^{\text {) }}$ external interrupt request inputs ( $\mathrm{INT}_{0}, \overline{\mathrm{INT}}_{1}$ ) can be selected by the port mode register
(PMR: \$004). Setting bit 3 and bit 2 of PMR causes $\mathrm{R3}_{3} / \overline{\mathrm{INT}}_{1}$ pin and $\mathrm{R}_{2} / \overline{\mathrm{INT}}_{0}$ pin to be used as $\overline{\mathrm{INT}}_{1}$ pin and $\overline{\mathrm{INT}}_{0}$ pin respectively.

The external interrupt request flags (IFO, IF1) are set at the falling edge of $\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ inputs. (Refer to table 4.)

The $\overline{\mathrm{INT}}_{1}$ input can be used as a clock signal input to timer B. Then, timer B counts up at each falling edge of the $\overline{\mathrm{INT}}_{1}$ input. When $\mathrm{INT}_{1}$ is useal as timer B external event input, external interrupt mask (IM1) has to be set so that the interrupt request by $\overline{\mathrm{INT}}_{1}$ will not be accepted. (Refer to table 5.)

External Interrupt Request Flays (IFO: \$000 bit 2, IF1: \$001 bit 0): The external interrupt request flags (IFO, IF1) are set at the falling edge of the $\overline{\mathrm{INT}}_{0}$, and $\overline{\mathrm{INT}}_{1}$ inputs respectively.

External Interrupt Masks (IMO: \$000 bit 3, IM1: \$001 bit 1): The external interrupt masks mask the external interrupt requests.

Port Mode Register (PMR: \$004): The port mode register is a 4-bit write-only register which controls the $\mathrm{R}_{2} / \overline{\mathrm{INT}}_{0}$ pin, and $\mathrm{R}_{3} /$ $\mathrm{INT}_{1}$ pin as shown in table 6. The port mode register will be initialized to $\$ 0$ by MCU reset. These pins are therefore initially used as ports.

## Table 3. Interrupt Enable Flag

| Interrupt Enable Flag | Interrupt Enable/Disable |
| :--- | :--- |
| 0 | Disable |
| 1 | Enable |

Table 4. External Interrupt Request Flag

| Ex Int Req Flags | Interrupt Requests |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Table 5. External Interrupt Mask
External Interrupt Masks Interrupt Requests

| 0 | Enable |
| :--- | :--- |
| 1 | Disable (masks) |

Table 6. Port Mode Register

| PMR3 | $\mathbf{R 3}_{\mathbf{3}} / \overline{\mathbf{N N T}}_{\mathbf{1}}$ Pin |
| :--- | :--- |
| 0 | Used as $\mathrm{R3}_{3}$ port input/output pin |
| 1 | Used as $\overline{\mathrm{INT}}_{1}$ input pin |


| PMR2 | $\mathbf{R 3}_{\mathbf{2}} / \overline{\mathbf{N T}}_{\mathbf{0}} \mathbf{P i n}$ |
| :--- | :--- |
| $\mathbf{0}$ | Used as $\mathbf{R 3}_{2}$ port input/output pin |
| $\mathbf{1}$ | Used as $\overline{\mathrm{INT}}_{0}$ input pin |



Figure 7. Interrupt Servicing Sequence


Figure 8. Interrupt Servicing Flowchart
HITACHI

## Timer

The MCU contains a prescaler and a timer/ counter (timer B, figure 9) whose functions are the same as HMCS404C's. The prescaler is an 11-bit binary counter, and timer B is an 8bit auto-reload timer/ event counter.

Prescaler: The input to the prescaler is a system clock signal. The prescaler is initialized to $\$ 000$ by MCU reset, and it starts to count up the system clock signal as soon as RESET input goes to logic 0 . The prescaler keeps counting up except in MCU reset and stop mode. The prescaler provides clock signals to timer $B$. The prescaler divide ratio is selected by the timer mode register $B$ (TMB).

Timer B Operation: The timer mode register B (TMB: \$009) selects the auto-reload function, input clock source, and the prescaler divide ratio for timer $B$. When the external event input is used as an input clock signal to timer B , select $\mathrm{R}_{3} / \mathrm{INT}_{1}$ as $\mathrm{INT}_{1}$ and set the external interrupt mask (IM1) to prevent an external interrupt request from occurring.

Timer B is initialized according to the data written into the timer load register by software. Timer B counts up at every clock input signal. When the next clock signal is applied to timer B after it is set to \$FF, it will generate an overflow output. In this case, if the autoreload function is selected timer $B$ is initialized according to the value of the timer load register. If it is net selected, timer $B$ goes to $\$ 00$. The timer B interrupt request flag (IFTB: $\$ 002$ bit 0 ) will be set at this overflow output.

Timer Mode Register B (TMB: \$009): The timer mode register $B$ (TMB) is a 4-bit writeonly register which selects the auto-reload function, the prescaler divide ratio, and the source of the clock input signal, as shown in table 7. The timer mode register $B$ is initialized to $\$ 0$ by MCU reset.

The operation mode of timer B changes at the second instruction cycle after the timer mode register $B$ is written to. Initialization of timer $B$ by writing data into the timer load register should be performed after the contents of TMB are changed. Configuration and function of timer mode register $B$ is shown in figure 10.

Timer B (TCBL: S00A, TCBU: S00B, TLRL: SOOA, TLRU: SOOB): Timer B consists of an 8bit write-only timer load register and an 8-bit read-only timer/event counter. Each of them has a low-order digit (TCBL: \$00A, TLRL: \$00A) and a high-order digit (TCBU: \$00B, TLRU: \$00B). (Refer to figure 2.)

The timer/event counter can be initialized by writing data into the timer load register. In this case, write the low-order digit first, and then the high-order digit. The timer/event counter is initialized when the high-order digit is written. The timer load register is initialized to $\$ 00$ by the MCU reset.

The counter value of timer B can be obtained by reading the timer/event counter. In this case, read the high-order digit first, and then the low-order digit. The count value of the low-order digit is latched when the high-order digit is read.


Figure 9. Timer Block Diagram

Timer B Interrupt Request Flag (IFTB: \$002 bit 0): The timer B interrupt request flag is set by the overflow output of timer B (table 8).

Timer B Interrupt Mask (IMTB: S002 bit 1): The timer B interrupt mask prevents an interrupt request from being generated by timer B Interrupt request flag (table 9).

Table 7. Timer Mode Register B

| TMB3 | Auto-reload Function |  |  |
| :--- | :--- | :--- | :--- |
| 0 | No |  |  |
| 1 | Yes |  |  |
|  |  |  |  |
| TMB2 TMB1 TMB0 | Prescaler Divide Ratio, <br> Clock Input Source |  |  |
| 0 | 0 | 0 | $\div$ |
| 0 | 0 | 1 | $\div$ |
| 0 | 1 | 0 | $\div$ |
| 0 | 1 | 1 | $\div$ |
| 1 | 0 | 0 | $\div$ |
| 1 | 0 | 1 | $\div$ |
| 1 | 1 | 0 | $\div$ |
| 1 | 1 | 1 | 2 |

Table 8. Timer B Interrupt Request Flag

| Timer B Interrupt <br> Request Flag | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Table 9. Timer B Interrupt Mask

| Timer B Interrupt Mask | Interrupt Request |
| :--- | :--- |
| $\mathbf{0}$ | Enable |
| $\mathbf{1}$ | Disable (Mask) |



Figure 10. Mode Register Configuration and Function

## Input/Output

The MCU has 35 I/O pins, 8 standard and 27 high voltage. The R1 and R2 port are high voltage pin.

When any input/output pin is used as an input pin, the mask option and output data must be selected as follows : when inputting, the Input Pin State should be high.

D Port: The D I/O port has 15 discrete I/O pins, each of which can be addressed independently. It can be set/reset through SED/RED and SEDD/REDD instructions, and can be tested through TD and TDD instructions. See table 10 for the I/O pin circuit types.

R Ports: The six R ports are composed of 16 I/O pins, 4 output-only pins. Data is input through LAR and LBR instructions and output through LRA and LRB instructions. The MCU is not be affected when the input-only and/or non-existing ports are written into, while invalid data will be read from the output-only and/or non-existing ports.

The $R 3_{2}$ and $R 3_{3}$ pins are multiplexed with
the $\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{INT}}_{1}$ pins respectively. See table 10 for the selectable circuit types for these I/O pins.

Unused I/O Pins: If unused I/O pins are left floating, the LSI may malfunction because of noise. The I/O pins should be fixed as follows to prevent the malfunction.

High-voltage: select "without pull-up MOS" (NMOS open drain) via mask option and connect to $V_{C C}$ on the printed circuit board.

Standard: select "without pull-up MOS" (NMOS open drain) via mask option and connect to GND on the printed circuit board.

## Reset

Bringing the RESET pin high resets the MCU. At power-on, or when stop mode, is can called the reset must satisfy $t_{R C}$ for the oscillator to stabilize. In all other cases, at least two instructions cycles are required for the MCU to be reset.

Table 11 shows the parts initialized by MCU reset, and the status of each.

Table 10. I/O Pin Circuit Types

|  | Without Pull-Up MOS (NMOS Open Drain) (A) | Applicable Pins |
| :---: | :---: | :---: |
| 1/0 <br> Common <br> Pins |  | $\begin{aligned} & D_{0}-D_{14} \\ & R 3_{0}-R 3_{3} \\ & R 4_{o}-R 4_{3} \end{aligned}$ |
| High Gurrent | Not available |  |
| High Voltage | Available |  |


|  | Without Pull-Up MOS (NMOS Open Drain) (A) | Applicable Pins |
| :---: | :---: | :---: |
| I/O <br> Common <br> Pins |  | $\begin{aligned} & R 1_{0}-R 1_{3} \\ & R 2_{0}-R 2_{3} \end{aligned}$ |
| High Current | Available |  |
| High Voltage | Not available |  |


|  | Without Pull-Up MOS (NMOS Open Drain) (A) | Applicable Pins |
| :--- | :--- | :--- |
| Output <br> Pins |  |  |
| High Current |  |  |
| High Voltage |  |  |

## Table 11. Initial Value After MCU Reset

| Items |  | Initial Value by MCU Reset$\$ 0000$ | Contents <br> Execute program from the top of ROM address |
| :---: | :---: | :---: | :---: |
| Program Count | (er (PC) |  |  |
| Status (ST) |  | 1 | Enable branch with conditional branch instructions |
| Stack Pointer (SP) |  | \$3FF | Stack level is 0 |
| 1/O Pin Output Register | (A) Without Pull-Up MOS | 1 | Enable input |
|  | (B) With Pull-Up MOS | 1 | Enable input |
|  | (C) CMOS | 1 | - |
| Interrupt Flag | Interrupt Enable Flag (I/E) | 0 | Inhibit all interrupts |
|  | Interrupt Request Flag (IF) | 0 | No interrupt request |
|  | Interrupt Mask (IM) | 1 | Mask interrupt request |
| Mode Register | Port Mode Register (PMR) | 0000 | See port mode register |
|  | Timer Mode Register B (TMB) | 0000 | See timer mode register B |
| Timer/Counter | Prescaler | \$000 | - |
|  | Timer/Event Counter B (TCB) | \$00 | - |
|  | Timer Load Register (TLR) | \$00 | - |

Note: MCU reset affects the rest of registers an follows:

| Item |  | After Recovering from Stop <br> Mode by MCU Reset | After MCU Reset <br> (Non-Stop-Mode) |
| :--- | :--- | :--- | :--- |
| Carry | (CA) | The contents of the items before <br> Accumulator | The contents of the items before |
| B Register | (A) | MCU reset are not retained. <br> It is necessary to initialize them by <br> software. | MCU reset are not retained. <br> It is necessary to initialize them by <br> software. |
| W Register | (W) |  |  |
| X/SPX Registers | (X/SPX) |  |  |

## Internal Oscillator Circuit

Figure 11 outlines the internal oscillator circuit. In addition, see figure 12 for the layout of
the ceramic filter. In this cases, external clock operation is available.


Figure 11. Internal Oscillator Circuit


Figure 12. Layout of Ceramic Filter

Table 12. Examples of Oscillator Circuits

|  | Circuit Configuration | Circuit Constants |
| :--- | :--- | :--- |
| External <br> Clock <br> Operation | Oscillator |  |

Notes: 1 . For the ceramic filter resonator, the upper circuit parameters are recommended by the ceramic filter maker. Ceramic filter resonator, and the floating capacitance change circuit parameters in designing the board. In designig the resonator, please consult with the engineers of the ceramic filter maker to determine the circuit parameters.
2. Wiring between $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$, and elements should be as short as possible, and never cross other wires. Refer to the layout of ceramic filter (figure 12).

## Operating Modes

## Low Power Dissipation Mode

The MCU has two low power dissipation modes, standby mode and stop mode (table 13). Figure 13 is a mode transition diagram for these modes.

Standby Mode: Executing an SBY instruc-
tion puts the MCU into standby mode. In standby mode, the oscillator circuit is active and interrupts and timer/counter working. On the other hand, the CPU stops since the clock related to the instruction execution stops. Registers, RAM, and I/O pins retain the states they were in just before the MCU went into standby mode.

Table 13. Low Power Dissipation Mode

| Condition | Standby Mode | Stop Mode |
| :--- | :--- | :--- |
| Instruction | SBY instruction | STOP instruction |
| Oscillator circuit | Active | Stopped |
| Instruction execution | Stopped | Stopped |
| Register, flag | Retained | Reset (note 1) |
| Interrupt function | Active | Stopped |
| RAM | Retained | Retained |
| Input/output pins | Retained (note 2) | High impedance |
| Timer/counter | Active | Stopped |
| Recovery method | RESET input, interrupt request | RESET input |

Notes: 1. The MCU recovers from stop mode by RESET input. Refer to table 11 for the contents of flags and registers.
2. As I/O circuits are active, an I/O current may flow in standby mode, depending on the state of the I/O pins. This is an additional current added to the standby mode current dissipation.


Figure 13. MCU Operation Mode Transition

Standby mode may be cancelled by inputting RESET or by asserting an interrupt request. In the former case the MCU is reset. If the interrupt enable flag is 1 at this time, the interrupt is executed, while if it is 0 , the interrupt request is put on hold and normal instruction execution continues. In the later case, the MCU becomes active and executes the next instruction following the SBY instruction.

Figure 14 shows the flowchart of the standby mode.

Stop Mode: Executing a STOP instruction brings the MCU into stop mode, in which the oscillator circuit and every function of the MCU stop.

Stop mode may be cancelled by resetting the MCU. At this time, as shown in figure 15, reset input must be applied at least to $\mathrm{t}_{\mathrm{RC}}$ for oscillation to stabilize. (Refer to AC Characteristics table.) After stop mode is cancelled, RAM retains the state it was in just before the MCU went into stop mode, but the accumulator, B register, W register, Y/SPY registers, and carry may not retain their contents.


Figure 14. MCU Standby Mode Operation Flowchart

## RAM Addressing Mode

As shown in figure 16, the MCU has three RAM addressing modes: register indirect addressing, direct addressing, and memory register addressing.

Register Indirect Addressing: The W register, X register, and Y register contents (10 bits) are used as the RAM address.

Direct Addressing: A direct addressing instruction consists of two words, with the word (10 bits) following the opcode used as the RAM address.

Memory Register Addressing: The memory register ( 16 digits from $\$ 020$ to $\$ 02 F$ ) is accessed by executing the LAMR and XMRA instructions.

## ROM Addressing Mode and P Instructions

The MCU has four ROM addressing modes, as shown in figure 17.

Direct addressing Mode: The program can branch to any address in the ROM memory space by executing a JMPL, BRL, or CALL instruction. These instructions replace the 14 program counter bits ( $\mathrm{PC}_{13}$ to $\mathrm{PC}_{0}$ ) with 14 -bit immediate data.

Current Page Addressing Mode: The ROM memory space is divided into pages, with 256 words in each page. Page zero begins at address $\$ 0000$. By executing a BR instruction, the program can branch to an address in the current page. This instruction replaces the low-order eight bits of the program counter ( $\mathrm{PC}_{7}$ to $\mathrm{PC}_{0}$ ) with the 8 -bit immediate data.

When BR is on a page boundary $(256 n+255)$ (figure 18), executing a BR instruction transfers the PC contents to the next page because of the hardware architecture. Consequently, the program branches to the next page when the BR is used on a page boundary. The HMCS400 series cross macro assembler has an automatic paging facility for ROM pages.

Zero Page Addressing Mode: By executing a CAL instruction, the program can branch to the zero page subroutine area, which is located at $\$ 0000-\$ 003 F$. When a CAL instruction is executed, 6-bits of immediate data are placed in the lon- order sin bits of the program counter ( $\mathrm{PC}_{5}$ to $\mathrm{PC}_{0}$ ) and 0 s are placed in the high-order eight bits ( $\mathrm{PC}_{13}$ to $\mathrm{PC}_{6}$ ).

Table Data Addressing: By executing a TBR instruction, the program can branch to the address determined by the contents of the 4 -bit immediate data, accumulator, and B register.

P Instruction: ROM data addressed by table data addressing can be referred to by a $P$ instruction (figure 19). When bit 8 in the referred ROM data is 1,8 bits of ROM data are written into the accumulator and $B$ register. When bit 9 is 1,8 bits of ROM data are written into the R1 and R2 port output register. When both bits 8 and 9 are 1, ROM data are written into the accumulator and B register and also to the R1 and R2 port output register at the same time.

The $P$ instruction has no effect on the program counter.


Figure 15. Timing Chart of Recovering from Stop Mode


Register Indirect Addressing


Direct Addressing


Memory Register Addressing

Figure 16. RAM Addressing Mode
(JMPL)
(BRL)
(CALL)


Direct Addressing


Current Page Addressing


Zero Page Addressing


Table Data Addressing

Figure 17. ROM Addressing Mode


Figure 18. BR Instruction Branch Destination on Page Boundary


Address Designation


Pattern

Figure 19. P Instruction

## Instruction Set

The HD404919 provides 100 instructions which are classified into 10 groups as follows;

1. Immediate instruction
2. Register-to-register instruction
3. RAM address instruction
4. RAM register instruction
5. Arithmetic instruction
6. Compare instruction
7. RAM bit manipulation instruction
8. ROM address instruction
9. Input/output instruction
10. Control instruction

Tables 14-23 list their functions, and table 24 is an opcode map.

Table 14. Immediate Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Merat <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Immediate | LAI i |  | $i \rightarrow A$ |  | 1/1 |
| Load B from Immediate | LBI i | $100000 i_{3} i_{2} i_{1} i_{0}$ | $i \rightarrow B$ |  | 1/1 |
| Load Memory from Immediate | LMID i, d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \rightarrow M$ |  | 2/2 |
| Load Memory from Immediate, Increment $Y$ | LMIIY i |  | $i \rightarrow M, Y+1 \rightarrow Y$ | NZ | 1/1 |



Note : An operand is provided for the second word of LAW and LWA instruction by the assembler automatically.

Table 16. RAM Address Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  |  |  | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load W from Immediate | LWI i |  | 0 | 1 | 1 | 1 | 1 | 0 | 0 | $i_{1}$ |  |  | $\rightarrow$ W |  | 1/1 |
| Load X from Immediate | LXI i | 1 | 0 | 0 | 0 | 1 | 0 | i3 | $\mathrm{i}_{2}$ | $i_{1}$ |  |  | $\rightarrow \mathrm{X}$ |  | 1/1 |
| Load Y from Immediate | LYI i | 1 | 0 | 0 | 0 | 0 | 1 | $i_{3}$ | $i_{2}$ | $i_{1}$ | o |  | $\rightarrow Y$ |  | 1/1 |
| Load W from A | LWA | 0 | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | 0 | 1 | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | 0 | 0 |  | A $\rightarrow$ W |  | $\begin{aligned} & 2 / 2 \\ & \text { (Note) } \end{aligned}$ |
| Load $X$ from A | LXA | 0 |  | 1 |  | 1 | 0 | 1 | 0 | 0 | 0 |  | $A \rightarrow X$ |  | 1/1 |
| Load $Y$ from $A$ | LYA | 0 |  | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |  | $A \rightarrow Y$ |  | 1/1 |
| Increment $Y$ | IY | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 |  | $Y+1 \rightarrow Y$ | NZ | 1/1 |
| Decrement $Y$ | DY | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |  | $Y-1 \rightarrow Y$ | NB | 1/1 |
| Add A to Y | AYY | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |  | $Y+A \rightarrow Y$ | OVF | 1/1 |
| Subtract A from $Y$ | SYY | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |  | $Y-A \cdots Y$ | NB | 1/1 |
| Exchange $X$ and SPX | XSPX | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 1 |  | X-SPX |  | 1/1 |
| Exchange $Y$ and SPY | XSPY | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 1 | 0 |  | $Y \rightarrow$ SPY |  | 1/1 |
| Exchange $X$ and SPX,Y and SPY | XSPXY | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | X-SPX, YっSPY |  | 1/1 |

Note: An operand is provided for the second word of LAW and LWA instruction by assembler automatically.

Table 17. RAM Register Instructions

| Operation | Mnemonic | Operatio | on | Co | de |  |  |  |  |  | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Memory | LAM (XY) | 001 | 0 | 0 | 1 | 0 | 0 | $y$ |  |  | $M \rightarrow A,(X \sim S P X, Y \rightarrow S P Y)$ |  | 1/1 |
| Load A from Memory | LAMD d | $\begin{array}{cccccccccc} 0 & 1 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ |  |  |  |  |  |  |  |  | $M \rightarrow A$ |  | 2/2 |
| Load B from Memory | LBM(XY) | 000 | 1 | 0 | 0 | 0 | 0 | $y$ | x |  | M $\rightarrow$ B, (X SPX, $Y \sim$ SPY $)$ |  | 1/1 |
| Load Memory from A | LMA(XY) | 00 | 0 | 0 | 1 | 0 | 1 | $y$ | $\times$ |  | $A \rightarrow M,(X \rightarrow S P X, Y \rightarrow S P Y)$ |  | 1/1 |
| Load Memory from A | LMAD d | 01110010100 $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  |  |  |  |  |  |  |  | $A \rightarrow M$ |  | 2/2 |
| I nad Memory from A, Increment $Y$ | LMnı! | $0001$ |  | $\bigcirc$ | 1 | 0 | $\bigcirc$ | 0 | $\times$ |  |  | ivz | i/i |
| Load Memory from A, Decrement $Y$ | LMADY(X) | 001 | 1 | 0 | 1 | 0 | 0 | 0 | x |  | $A \rightarrow M, Y-1 \rightarrow Y(X-S P X)$ | NB | 1/1 |
| Exchange Memory and $A$ | XMA(XY) | 00 | 0 | 0 | 0 | 0 | 0 | $y$ | $\times$ |  | M-A, (X-SPX, $\mathrm{Y}-\mathrm{SPY})$ |  | 1/1 |
| Exchange Memory and A | XMAD d | $\begin{array}{cccc} 0 & 1 & 1 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} \end{array}$ |  |  |  |  |  |  |  |  | $M \multimap A$ |  | 2/2 |
| Exchange Memory and B | XMB(XY) | 001 | 1 | 0 | 0 | 0 | 0 | $y$ | $\times$ |  | $M-B,(X-S P X, Y \rightarrow S P Y)$ |  | 1/1 |

Note: $(X Y)$ and $(X)$ have the following meaning:
(1) The instructions with (XY) have 4 mnemonics and 4 object codes each (example of LAM ( XY ) is given, below).

| Mnemonic | $\mathbf{y}$ | $\mathbf{x}$ | Function |
| :--- | :--- | :--- | :--- |
| LAM | 0 | 0 |  |
| LAMX | 0 | 1 | $X-S P X$ |
| LAMY | 1 | 0 | $Y-S P Y$ |
| LAMXY | 1 | 1 | $X \mapsto S P X, Y \mapsto S P Y$ |

(2) The instructions with $(X)$ have 2 mnemonics and 2 object codes each (example of LMAIY $(X)$ is given below).

| Mnemonic | $\mathbf{x}$ | Function |
| :--- | :--- | :--- |
| LMAIY | 0 |  |
| LMAIYX | 1 | $X-S P X$ |

Table 18. Arithmetic Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Add Immediate to $\mathbf{A}$ | Al i |  | $A+i \rightarrow A$ | OVF | 1/1 |
| Increment B | IB | $\begin{array}{llllllllll}0 & 0 & 0 & 1 & 0 & 0 & 1 & 1 & 0 & 0\end{array}$ | $B+1 \rightarrow B$ | $N Z$ | 1/1 |
| Decrement B | DB | $\begin{array}{llllllllll}0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1\end{array}$ | $B-1 \rightarrow B$ | NB | 1/1 |
| Decimal Adjust for Addition | DAA | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & 1 & 0\end{array}$ |  |  | 1/1 |
| Decimal Adjust for Subtraction | DAS |  |  |  | 1/1 |
| Negate $A$ | NEGA | $\begin{array}{llllllllll}0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0\end{array}$ | $\bar{A}+1 \rightarrow A$ |  | 1/1 |
| Complement B | COMB | 00100100000000 | $\bar{B} \rightarrow B$ |  | 1/1 |
| Rotate Right A with Carry | ROTR | 0001010010000000 |  |  | 1/1 |
| Rotate Left A with Carry | ROTL | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 1\end{array}$ |  |  | 1/1 |
| Set Carry | SEC | $\begin{array}{lllllllllll}0 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & 1 & 1\end{array}$ | $1 \cdot C A$ |  | 1/1 |
| Reset Carry | REC | $\begin{array}{llllllllll}0 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0\end{array}$ | $0 \rightarrow C A$ |  | 1/1 |
| Test Carry | TC | $\begin{array}{llllllllll}0 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 1\end{array}$ |  | CA | 1/1 |
| Add A to Memory | AM | 0000000001000 | $M+A \rightarrow A$ | OVF | 1/1 |
| Add A to Memory | AMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $M+A \rightarrow A$ | OVF | 2/2 |
| Add A to Memory with Carry | AMC | 00000011000 | $\begin{aligned} & M+A+C A \rightarrow A \\ & O V F \rightarrow C A \end{aligned}$ | OVF | 1/1 |
| Add A to Memory with Carry | AMCD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $\begin{aligned} & \mathrm{M}+\mathrm{A}+\mathrm{CA} \rightarrow \mathrm{~A} \\ & \mathrm{OVF} \rightarrow \mathrm{CA} \end{aligned}$ | OVF | 2/2 |
| Subtract A from Memory with Carry | SMC | 00010010100 | $\begin{aligned} & M-A-\overline{C A} \rightarrow A \\ & N B \rightarrow C A \end{aligned}$ | NB | 1/1 |
| Subtract A from Memory with Carry | SMCD.d | 01100011000 $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $\begin{aligned} & M-A-\overline{C A} \cdot A \\ & N B \cdot C A \end{aligned}$ | NB | 2/2 |
| OR A and B | OR | $\begin{array}{llllllllll}0 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ | $A \cup B \cdot A$ |  | 1/1 |
| AND Memory with A | ANM | $\begin{array}{llllllllll}0 & 0 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & 0\end{array}$ | $A \cap M \sim A$ | NZ | 1/1 |
| AND Memory with A | ANMD d | $\begin{array}{llllllllll}0 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \cap M \cdot A$ | NZ | 2/2 |
| OR Memory with A | ORM | $\begin{array}{lllllllllll}0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0\end{array}$ | $A \cup M \rightarrow A$ | NZ | 1/1 |
| OR Memory with A | ORMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \cup M \cdot A$ | NZ | 2/2 |
| EOR Memory with A | EORM | 0000000011110100 | $A \oplus M \sim A$ | NZ | 1/1 |
| EOR Memory with A | EORMD d | 0100011100 $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \oplus M \rightarrow A$ | NZ | 2/2 |

Note: $\quad \cap$ : Logical AND
$U$ : Logical OR
$\oplus$ : Exclusive OR

Table 19. Compare Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Immediate Not Equal to Memory | INEM i | $0000000100 i_{3} i_{2} i_{1} i_{0}$ | $i \neq M$ | NZ | 1/1 |
| Immediate Not Equal to Memory | INEMD i,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \neq M$ | NZ | 2/2 |
| A Not Equal to Memory | ANEM | 000000000100 | $A \neq M$ | NZ | 1/1 |
| A Not Equal to Memory | AMEMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \neq M$ | NZ | 2/2 |
| B Not Equal to Memory | BNEM | 00001000001000 | $B \neq M$ | NZ | 1/1 |
| Y Not Equal to Immediate | YNEI i | $\begin{array}{llllllllllll}0 & 0 & 0 & 1 & 1 & 1 & i_{3} & i_{2} & i_{1} & i_{0}\end{array}$ | $Y \neq i$ | NZ | 1/1 |
| Immediate Less or Equal to Memory | ILEM ${ }^{\text {i }}$ |  | $i \leqq M$ | NB | 1/1 |
| Immediate Less or Equal to Memory | ILEMD i,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \leqq M$ | NB | 2/2 |
| A Less or Equal to Memory | ALEM | 00000001100100 | $A \leqq M$ | NB | 1/1 |
| A Less or Equal to Memory | ALEMD d | 0100010100 $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \leqq M$ | NB | 2/2 |
| B Less or Equal to Memory | BLEM | $\begin{array}{llllllllllll}0 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ | $B \leqq M$ | NB | 1/1 |
| A Less or Equal to Immediate | ALEI ${ }^{\text {i }}$ |  | $A \leqq i$ | NB | 1/1 |

Table 20. RAM Bit Manipulation Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set Memory Bit | SEM $n$ | $000100000011 n_{1}$ | $1 \rightarrow M(n)$ |  | 1/1 |
| Set Memory Bit | SEMD n,d | $\begin{array}{llllllllll}0 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & n_{1} & n_{0}\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $1 \rightarrow M(n)$ |  | 2/2 |
| Reset Memory Bit | REM n | $0001100000100 n_{1}$ | $0 \rightarrow M(n)$ |  | 1/1 |
| Reset Memory Bit | REMD n,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $0 \rightarrow M(n)$ |  | 2/2 |
| Test Memory Bit | TM $n$ |  |  | $M(n)$ | 1/1 |
| Test Memory Bit | TMD n,d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | $M(n)$ | 2/2 |

Table 21. ROM Address Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Branch on Status 1 | BR b | $11 b_{7} b_{6} b_{5} b_{4} b_{3} b_{2} b_{1} b_{0}$ |  | 1 | 1/1 |
| Long Branch on Status 1 | BRL u | $\begin{array}{llllllll}0 & 1 & 0 & 1 & 1 & 1 & p_{3} & p_{2} \\ p_{1}\end{array} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Long Jump Unconditionally | JMPL u | $\begin{array}{lllllll}0 & 1 & 0 & 1 & 0 & 1 & p_{3} \\ p_{2} & p_{1}\end{array} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  |  | 2/2 |
| Subroutine Jump on Status 1 | CAL a |  |  | 1 | 1/2 |
| Long Subroutine Jump on Status 1 | CALL u | $0101100 p_{3} p_{2} p_{1} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Table Branch | TBR p | 0 $010101011 p_{3} p_{2} p_{1} p_{0}$ |  |  | 1/1 |
| Return from Subroutine | RTN | 000000010000 |  |  | 1/3 |
| Return from Interrupt | RTNI | 00000010001 | $\begin{aligned} & 1 \quad \mathrm{I} / \mathrm{E} \\ & \text { CA Restore } \end{aligned}$ | ST | 1/3 |

Table 22. Input/Output Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  |  |  | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set Discrete 1/O Latch | SED | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |  | $\rightarrow \mathrm{D}(\mathrm{Y})$ |  | 1/1 |
| Set Discrete I/O Latch Direc | SEDD m | 1 | 0 | 1 | 1 | 1 | 0 | $m_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ |  |  | - $\mathrm{D}(\mathrm{m})$ |  | 1/1 |
| Reset Discrete I/O Latch | RED | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |  | - D(Y) |  | 1/1 |
| Reset Discrete I/O Latch Direct | REDD m | 1 |  | 0 |  | 1 |  | $\mathrm{m}_{3}$ |  |  |  |  | - D(m) |  | 1/1 |
| Test Discrete 1/O Latch | TD | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |  |  | $D(Y)$ | 1/1 |
| Test Discrete I/O Latch Direct | TDD m | 1 | 0 | 1 |  | 1 |  | $m_{3}$ | $\mathrm{m}_{2}$ |  |  |  |  | $D(m)$ | 1/1 |
| Load A from R Port Register | LAR m | 1 | 0 | 0 | 1 | 0 | 1 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ |  |  |  | R(m) • A |  | 1/1 |
| Load B from R Port Register | LBR m | 1 | 0 |  |  | 0 |  | $m_{3}$ |  |  |  |  | $R(m) \cdot B$ |  | 1/1 |
| Load R Port Register from A | LRA m | 1 | 0 |  | 1 | 0 |  |  | $\mathrm{m}_{2}$ |  |  |  | A $\cdot \mathrm{R}(\mathrm{m})$ |  | 1/1 |
| Load R Port Register from B | LRB m | 1 | 0 | 1 | 1 | 0 |  | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ |  |  | B . $\mathrm{R}(\mathrm{m})$ |  | 1/1 |
| Pattern Generation | Pp | 0 | 1 |  | 0 |  |  | $\mathrm{p}_{3}$ | $\mathrm{p}_{2}$ | $\mathrm{p}_{1}$ |  |  |  |  | 1/2 |

Table 23. Control Instructions

| Operation | Mnemonic | Operation Code |  | Function | Status | Words/ <br> Cycles |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| No Operation | NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | $1 / 1$ |
| Standby Mode | SBY | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | $1 / 1$ |  |
| Stop Mode | STOP | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |  | $1 / 1$ |

Note: HD404919 has no serial interface, so STS (start serial) operates the same as NOP.

Table 24. Opcode Map


1-word/2-cycle Instruction
$\square$ 1-word/3-cycle Instruction

RAM Direct Address
Instruction
(2-word/2-cycle)

2-word/2-cycle Instruction

## Absolute Maximum Ratings

|  | Symbol | Value | Unit | Note |
| :--- | :--- | :--- | :--- | :--- |
| Supply Voltage | $\mathrm{V}_{\mathrm{cc}}$ | -0.3 to +7.0 | V |  |
| Terminal Voltage | $\mathrm{V}_{\mathrm{T}}$ | -0.3 to $\mathrm{V}_{\mathrm{cc}}+0.3$ | V | 3 |
|  |  | -0.3 to +15 | V | 4 |
| Total Allowance of Input Current | $\Sigma \mathrm{lo}$ | 200 | mA | 5 |
| Maximum Input Current | lo | 15 | mA | 7,8 |
| Maximum Output Current | $-\mathrm{lo}_{0}$ | 45 | mA | 7,10 |
| Total Allowance of Output Current | $-\Sigma \mathrm{lo}_{0}$ | 50 | mA | 8,9 |
| Operating Temperature | $\mathrm{T}_{\text {opr }}$ | -20 to +75 | mA | 6 |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

Notes: 1. Permanent damage may occur if Absolute Maximum Ratings are exceeded. Normal operation should be under the conditions of Electrical Characteristics. If these conditions are exceeded, it may cause a malfunction or affect the reliability of LSI.
2. All voltages are with respect to GND.
3. Standard pins.
4. High-voltage pins.
5. Total allowance of input current is the total sum of input current which flows in from all I/O pins to GND simultaneously.
6. Total allowance of output current is the total sum of the output current which flows out from $V_{\mathrm{cc}}$ to all I/O pins simultaneously.
7. Maximum input current is the maximum amount of input current from each I/O pin to GND.
8. $\mathrm{D}_{0}-\mathrm{D}_{14}, \mathrm{R} 3-\mathrm{R} 4, \mathrm{RO}$
9. Maximum output current is the maximum amount of output current from $V_{c c}$ to each $\mathrm{I} / \mathrm{O}$ pin. 10. R1-R2.

## Electrical Characteristics

## DC Characteristics

$\left(\mathrm{V} \mathrm{CC}=4 \mathrm{~V}\right.$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $\left.+75^{\circ} \mathrm{C}\right)$

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{1 \mathrm{H}}$ | RESET, | 0.85 V Cc |  | $v_{c c}+0.3$ | V |  |  |
|  |  | $\begin{aligned} & \overline{\mathrm{NTT}}_{0}, \\ & \mathrm{INT}_{1} \end{aligned}$ | $0.8 \mathrm{~V}_{\mathrm{Cc}}$ |  | $V_{c c}+0.3$ | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | $V_{C C}-0.5$ |  | $V_{C C}+0.3$ | V |  |  |
| Input Low Voltage | VIL | RESET, | - 0.3 |  | 0.15 V cc | V |  |  |
|  |  | $\overline{\mathrm{INT}}_{\mathrm{INT}_{1}}^{\mathrm{INT}_{1}}$ | -0.3 |  | 0.2 V CC | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | $-0.3$ |  | 0.5 | v |  |  |
| Input/Output <br> Leakage <br> Current | $\|1 / 2\|$ | $\begin{aligned} & \frac{\text { RESET, }}{\text { INTO }_{0}} \\ & \text { INT }_{1} \\ & \mathrm{OSC}_{1} \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ | 1 |
| Current Dissipation in Active Mode | Icc | VCC |  |  | 5 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=8 \mathrm{MHz}, \div 8 \end{aligned}$ | 2,5 |
| Current <br> Dissipation in Standby Mode | $\mathrm{I}_{\text {SBY }}$ | VCC |  |  | 2.6 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=8 \mathrm{MHz}, \div 8 \end{aligned}$ | 3,5 |
| Current Dissipation in Stop Mode | $\mathrm{I}_{\text {stop }}$ | $\mathrm{V}_{\text {cc }}$ |  |  | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {in }}(\overline{T E S T})=V_{C C}-0.3 \mathrm{~V} \text { to } \\ & V_{\mathrm{CC}} ; \mathrm{V}_{\mathrm{CC}}, V_{\text {in }}(\text { RESET })= \\ & 0 \vee \text { to } 0.3 \mathrm{~V} \end{aligned}$ | 4 |
| Stop Mode Retain Voltage | $V_{\text {stop }}$ | V cc | 2 |  |  | V |  |  |

Notes: 1. Output buffer current are excluded.
2. The MCU is in the reset state. Input/output current does not flow.

- MCU in reset state, operation mode
- RESET, TEST: VCc
- Do-D14, RO-R4: Vcc voltage

3. The timer/counter operates with the fastest clock. Input/output current does not flow.

- MCU in standby mode
- Input/output in reset state
- RESET: GND
- TEST: Vcc
- $\mathrm{D}_{0}-\mathrm{D}_{14}$, RO-R4: Vcc voltage

4. Excluding pull-up MOS current.
5. When $f_{\text {osc }}=x \mathrm{MHz}$, estimate the current dissipation as follows:

Max value @ $x \mathrm{MHz}=x / 4 \times(\max$ value @ 4 MHz$)$

## Input/Output Characteristics for Standard Use

$\left(\mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}\right.$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $\left.+75^{\circ} \mathrm{C}\right)$

| Item | Symbo | Pin | Min | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $V_{\text {IH }}$ | R1-R2 | $0.7 \mathrm{~V}_{\mathrm{Cc}}$ |  | $V_{C C}+0.3$ | V |  |  |
|  |  | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{14} \\ & \mathrm{R} 3-\mathrm{R} 4 \end{aligned}$ |  |  |  |  |  |  |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | R1-R2 | -0.3 |  | $0.3 \mathrm{~V}_{\mathrm{cc}}$ | v |  |  |
|  |  | $\begin{aligned} & D_{0}-D_{14} \\ & \text { R3-R4 } \end{aligned}$ |  |  |  |  |  |  |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{D}_{0}-\mathrm{D}_{14}$ | $V_{\text {cc }}-1.0$ |  |  | v | $-\mathrm{l}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ |  |
|  |  | R3-R4, RO |  |  |  |  |  |  |
|  |  | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{14}, \\ & \text { R3-R4, RO } \end{aligned}$ | $V_{C C}-0.5$ |  |  | V | $-\mathrm{I}_{\mathrm{OH}}=0.5 \mathrm{~mA}$ |  |
| Output Low <br> Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{14}, \\ & \text { R3-R4, RO } \end{aligned}$ |  |  | 0.4 | v | $\mathrm{lOL}=1.6 \mathrm{~mA}$ |  |
|  |  | R1-R2 |  |  | 1.2 | V | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{l}_{\mathrm{OL}}=25 \mathrm{~mA}$ |  |
| Input/Output Leakage Current | $\mid \mathrm{ILL}$ \| | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{14}, \\ & \text { R3-R4, RO } \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{Cc}}$ | 1 |
|  |  | R1-R2 |  |  | 20 |  |  |  |

Note: 1. Output buffer current are excluded.

## Input/Output Characteristics for High Voltage Use

$\left(\mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}\right.$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $\left.+75^{\circ} \mathrm{C}\right)$

| Item | Symbol | Pin | Min - | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{H}}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{14}, \\ & \mathrm{R} 3-\mathrm{R4} 4 \end{aligned}$ | $0.7 \mathrm{~V}_{\mathrm{CC}}$ |  | 12 | V |  |  |
| Input Low <br> Voltage | VIL | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{14}, \\ & \mathrm{R} 3-\mathrm{R4} 4 \end{aligned}$ | -0.3 |  | 0.3 V CC | V |  |  |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{14}, \\ & \text { R3-R4, RO } \end{aligned}$ | 11.5 |  |  | V | $500 \mathrm{k} \Omega$ to 12 V |  |
| Output Low Voltage | VoL | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{14}, \\ & \text { R3-R4, RO } \end{aligned}$ |  |  | 0.4 | V | $\mathrm{loL}=1.6 \mathrm{~mA}$ |  |
| Input/Output <br> Leakage <br> Current | $\left\|I_{\text {IL }}\right\|$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{14}, \\ & \text { R3-R4, RO } \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {cc }}$ | 1 |

Note: 1. Output buffer current are excluded.

## AC Characteristics

$\left(\mathrm{V}_{\mathrm{cc}}=4 \mathrm{~V}\right.$ to $6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $\left.+75^{\circ} \mathrm{C}\right)$

| Item | Symbol | Pin | Min | Typ | Max | Unit | Test <br> Conditions | Note |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Oscillation Frequency | $\mathrm{f}_{\text {osc }}$ | OSC $_{1}$, OSC $_{2}$ | 0.4 | $\mathbf{8}$ | 9 | MHz | Divide by 8 |  |

Notes: 1. Oscillator stabilization time is the time until the oscillator stabilizes after Vcc reaches its minimum allowable voltage 4 V after power-on, or after RESET goes high. At power-on or stop mode release, RESET must be kept high for at least $t_{R C}$. Since $t_{R C}$ depends on the crystal or ceramic filter's circuit constant and stray capacitance, please get the manufacturer's advice when designing the RESET circuit. (See figure 20.)
2. See figure 21.
3. See figure 22.
4. See figure 23.

## Ceramic filter oscillator



Ceramic filter: CSA8.00MT (Murata)

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{f}}: 1 \mathrm{M} \Omega \pm 20 \% \\
& \mathrm{C}_{1}: 30 \mathrm{pF} \pm 20 \% \\
& \mathrm{C}_{2}: 30 \mathrm{pF} \pm 20 \%
\end{aligned}
$$

Figure 20. Oscillator Circuit


Figure 21. Oscillator Timing
$\overline{\mathrm{INT}}, \overline{\mathrm{INT}}{ }_{1}$


Figure 22. Interrupt Timing


Figure 23. Reset Timing

## Precautions on using EPROM on Package Type Microcomputer

Since the HD40P4919 has a special structure with pin sockets installed on the surface of the package, the following should be noted when using it.
(1) Do not apply an electrostatic voltage or surge voltage more than the maximum ratings to the pin socket pins. This may destroy the LSI permanently.
(2) When installing this LSI in system products in the same way as the mask ROM 4bit single chip microcomputer, observe the following in order to maintain good ohmic contact between EPROM pins and pin sockets.
(a) When soldering the LSI on a printed circuit board, keep pin conditions under $250^{\circ} \mathrm{C}$ within 10 seconds. If these conditions are exceeded, the solder fixing the pin sockets may melt and the pins may fall out.
(b) Keep out detergent or coater from the pin sockets during flux removal or board coating. Flux or coater may decrease pin socket contactivity.
(c) Avoid permanent use of this LSI in places with excessive vibration.
(d) Since repeated insertion/removal of EPROMs may decrease pin sockets' contactivity, it is recommended to use new ones for your system products.

## LCD-III (HD44790,HD44795)

## HITACHI

## LCD-III(HD44790,HD44795)

## DESCRIPTION

The LCD-III is the CMOS 4 -bit single chip microcomputer which contains ROM, RAM, I/O, Timer/Event Counter and Control Circuit, Direct Drive Circuit for LCD on single chip. The LCD-III is designed to drive LCD directly and perform efficient controller function as well as arithmetic function for both binary and BCD data. With the on-chip crystal oscillator for timer, the clock function is easily realized. The CMOS technology of the LCD-III provides the flexibility of microcomputers for battery powered and battery back-up applications in combination with low power consuming LCD.

## FEATURES

- 4-bit Architecture
- 2,048 Words of Program ROM (10 bits/Word) 128 Words of Pattern ROM (10 bits/Word)
- 160 Digits of Data RAM and Display Data RAM (4 bits/ Digit)
- Control Circuit and Direct Drive Circuit for LCD

4 Commons (Duty Radio; Static, 1/2, 1/3, 1/4)
32 Segments (Externally expandable up to 96 Segments using external Drivers HD44100s)

- 32 I/O Lines and 2 External Interrupt Lines
- Timer/Event Counter
- All Instructions except One Instruction; Single Word and Single Cycle
- BCD Arithmetic Instructions



## - PIN ARRANGEMENT


(Top View)

## PROGRAM DEVELOPMENT SUPPORT TOOLS

- Cross assembler and simulator software for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PC

- HD44790 ELECTRICAL CHARACTERISTICS (VCC $=5 \mathrm{~V} \pm 10 \%$ )
- ABSOLUTE MAXIMUM RATINGS

| Item | Symbol | Value | Unit | Note |
| :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{cc}}$ | -0.3 to +7.0 | V |  |
| Pin Voltage (1) | $V_{T 1}$ | -0.3 to $\mathrm{V}_{\mathrm{cc}}+0.3$ | V | Applied to all pins except those specified in $\mathrm{V}_{\mathrm{T} 2}$. |
| Pin Voltage (2) | $V_{\text {T2 }}$ | 0.3 to +10.0 | V | Applied to open-drain output pins and open-drain I/O common pins. |
| Maximum Total Output Current (1) | $-\Sigma \mathrm{l}_{01}$ | 45 | mA | (Note 3) |
| Maximum Total Output Current (2) | $\Sigma \mathrm{l}_{02}$ | 45 | mA | (Note 3) |
| Operating Temperature | $\mathrm{T}_{\text {opr }}$ | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

(NOTE) 1. Permanent LSI damage may occur if maximum ratings are exceeded.
Normal operation should be under the conditions of "ELECTRICAL CHARACTERISTICS-1, -2." If these conditions are exceeded, it could be cause of malfunction of LSI and affects reliability of LSI.
2. All voltages are with respect to GND.
3. Maximum Total Output Current is the total sum of output currents which can flow out or in simultaneously.
4. Power supply condition $\mathrm{V}_{\mathrm{Cc}} \geqq \mathrm{V}_{1} \geqq \mathrm{~V} 2 \geqq \mathrm{~V} 3 \geqq G N D$ should be maintained.

LCD—III (HD44790, HD44795)

## LCD-III

- ELECTRICAL CHARACTERISTICS - $\mathbf{1}$ ( $\mathbf{V}_{\mathbf{c c}}=\mathbf{5 V} \pm \mathbf{1 0 \%}, \mathrm{T}_{\mathbf{a}}=\mathbf{- 2 0}$ to $\left.+\mathbf{7 5}{ }^{\circ} \mathrm{C}\right)$


External Clock Operation; System Clock

| External Clock Frequency | $\mathrm{f}_{\text {cp }}$ |  | 40 | 400 | 440 | kHz |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| External Clock Duty | Duty |  | 45 | 50 | 55 | \% |  |
| External Clock Rise Time | $\mathrm{t}_{\text {rcp }}$ |  | 0 | - | 0.2 | $\mu \mathrm{s}$ |  |
| External Clock Fall Time | $\mathrm{t}_{\text {fop }}$ |  | 0 | - | 0.2 | $\mu \mathrm{s}$ |  |
| Instruction Cycle Time | $\mathrm{T}_{\text {inst }}$ | $\mathrm{T}_{\text {inst }}=4 /_{\text {fcp }}$ | 9.1 | 10 | 100 | $\mu \mathrm{s}$ |  |

Internal Clock Operation ( $\mathrm{R}_{\mathrm{f}}$ Oscillation); System Clock

| Clock Oscillation Frequency | $\mathrm{f}_{\text {osc }}$ | $\mathrm{R}_{\mathrm{f}}=110 \mathrm{k} \Omega \pm 2 \%$ | 300 | - | 500 | $\overline{\mathrm{k}} \mathrm{Hz}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time | $\mathrm{T}_{\text {inst }}$ | $\mathrm{T}_{\text {inst }}=4 / \mathrm{fogc}^{\text {or }}$ | 8.0 | - | 13.3 | $\mu \mathrm{s}$ |  |

Internal Clock Operation (Ceramic Filter Oscillation); System Clock

| Clock Oscillation Frequency | $\mathrm{f}_{\text {osc }}$ | Ceramic Filter | 392 |  | 408 | kHz |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time | $\mathrm{T}_{\text {inst }}$ | $\mathrm{T}_{\text {inst }}=4 / \mathrm{f}_{\text {ox }}$ | 9.8 | - | 10.2 | $\mu \mathrm{s}$ |  |

Internal Clock Operation (Crystal Oscillation); Clock for Timer


## (1) HITACHI

- ELECTRICAL CHARACTERISTICS - $\mathbf{2}\left(\mathbf{T}_{\mathrm{a}}=\mathbf{- 2 0}\right.$ to $\left.\mathbf{+ 7 5}{ }^{\circ} \mathrm{C}\right)$

| Item | Symbol | Test Conditions | Value |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | max |  |  |
| Halt Duration Voltage | $\mathrm{V}_{\text {DH }}$ | $\overline{\mathrm{HLT}}=0.2 \mathrm{~V}$ | 2.3 | - | V |  |
| Halt Current | $\mathrm{I}_{\mathrm{DH}}$ | $\begin{aligned} & \mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{cc}}, \overline{\mathrm{HLT}}=0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{DH}}=2.3 \mathrm{~V} \end{aligned}$ | - | 4.0 | $\mu \mathrm{A}$ | (14) |
| Halt Delay Time | ${ }_{\text {tho }}$ |  | 100 | - | $\mu \mathrm{s}$ |  |
| Operation Recovery Time | $\mathrm{t}_{\mathrm{RC}}$ |  | 100 | - | $\mu \mathrm{s}$ |  |
| HLT Fall Time | $\mathrm{t}_{\text {fHLT }}$ |  | - | 1000 | $\mu \mathrm{s}$ |  |
| HLT Rise Time | $\mathrm{t}_{\text {rHLT }}$ |  | - | 1000 | $\mu \mathrm{s}$ |  |
| $\overline{\text { HLT }}$ "Low" Hold Time | $\mathrm{t}_{\text {HLT }}$ |  | 400 | - | $\mu \mathrm{s}$ |  |
| HLT "High" Hold Time | ${ }^{\text {topR }}$ | $R_{f}$ Oscillation, External Clock Operation | 100 | - | $\mu \mathrm{s}$ |  |
|  |  | Ceramic Filter Oscillation | 4000 | - |  |  |
| Power Supply Rise Time | $\mathrm{t}_{\mathrm{rcc}}$ | Built-in Reset, $\overline{H L T}=\mathrm{V}_{\text {cc }}$ | 0.1 | 10 | ms |  |
| Power Supply OFF Time | toff | Built-in Reset, $\overline{\text { HLT }}=\mathrm{V}_{\text {cc }}$ | 1 | - | ms |  |
| RESET Pulse Width (1) | $\mathrm{t}_{\text {RST1 }}$ | $\begin{aligned} & \text { External Reset, } \mathrm{V}_{\mathrm{cc}}=4.5 \\ & \text { to } 5.5 \mathrm{~V}, \mathrm{HLT}=\mathrm{V}_{\mathrm{cc}} \\ & \mathrm{R}_{\mathrm{f}} \text { Oscillation, External } \\ & \text { Clock Operation) } \end{aligned}$ | 1 | - | ms |  |
|  |  | $\begin{aligned} & \text { External Reset, } \mathrm{V}_{\mathrm{cc}}=4.5 \\ & \text { to } 5.5 \mathrm{~V}, \mathrm{HLT}=\mathrm{V}_{\mathrm{cc}} \\ & \text { (Ceramic Filter Oscillation) } \end{aligned}$ | 4 | - |  |  |
| RESET Pulse Width (2) | $\mathbf{t}_{\text {RST2 }}$ | $\begin{aligned} & \text { External Reset, } \mathrm{V}_{\mathrm{cc}}=4.5 \\ & \text { to } 5.5 \mathrm{~V}, \mathrm{HLT}=\mathrm{V}_{\mathrm{cc}}, \\ & \text { (Prescaler Clock }=\text { System } \\ & \text { Clock) } \end{aligned}$ | $\mathbf{2 \cdot} \cdot \mathrm{T}_{\text {inst }}$ | - | $\mu s$ | - |
|  |  | $\begin{aligned} & \text { External Reset, } \mathrm{V}_{\mathrm{cc}}=4.5 \\ & \text { to } 5.5 \mathrm{~V}, \mathrm{HLT}=\mathrm{V}_{\mathrm{cc}} \text {, } \\ & \text { (Prescaler Clock }=\text { Crystal } \\ & \text { Clock) } \end{aligned}$ | $\begin{gathered} 32 \times 10^{6} / \\ f_{\text {oscx }} \end{gathered}$ | - |  |  |
| RESET Rise Time | $t_{\text {r RST }}$ | $\begin{aligned} & \text { External Reset, } \overline{H L T}=V_{c c}, \\ & V_{c c}=4.5 \text { to } 5.5 \mathrm{~V} \end{aligned}$ | - | 100 | $\mu \mathrm{s}$ |  |
| RESET Fall Time | $\mathrm{t}_{\text {fRST }}$ | $\begin{aligned} & \text { External Reset, } \overline{\mathrm{HLT}}=\mathrm{V}_{\mathrm{cc}}, \\ & \mathrm{~V}_{\mathrm{cc}}=4.5 \text { to } 5.5 \mathrm{~V} \end{aligned}$ | - | 100 | $\mu \mathrm{s}$ |  |

(NOTE) 1. Applied to PMOS load of CMOS output pins and CMOS $I / O$ common pins among $D$ and $R$ pins.
2. Applied to CMOS output pins, CMOS I/O common pins, input pins with pull up MOS, and I/O common pins with pull up MOS among $D$ and $R$ pins.
3. Applied to open-drain output pins and open-drain I/O common pins among $D$ and $R$ pins.
4. Pull up MOS current is excluded.
5. Applied to the supply current when the LCD-III is in the reset state and the crystal oscillation for timer doesn't operate. (Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded). Test Conditions: RESET, HLT, TEST $=\mathrm{V}_{\mathrm{CC}}$ (Reset State)

$$
\mathrm{COM}_{1} \text { to } \mathrm{COM}_{4}, \mathrm{SEG}_{1} \text { to } \mathrm{SEG}_{32}=\text { Open }
$$

When the crystal oscillation for timer operates, the standby supply current (2) ICCS2 flows in addition to ICC1 or ICC2.
When the LCD-III is installed in the user's system, and in operation current increases according to the external circuitry and devices.
Those are connected to the LCD-III. User should design the power supply in consideration of this point (The difference between the measured current in the above reset state and that measured in the operational state in the user's system is the increased part of the supply current).
6. Standby I/O leakage current is the leakage current of I/O pins in the "Halt" and "Disable" state.

$$
\begin{aligned}
& \begin{array}{l}
\text { INT }, \text { INT }_{1}, R_{00} \text { to } R_{33}, D_{0} \text { to } D_{13}=V_{C C} \\
D_{14} / X O, D_{15} / X 1 \xrightarrow{\square} D_{14} / X O, D_{15} / X I=V_{C C} \text { (Crystal oscillation for timer is not selected). }
\end{array} \\
& V_{1}, V_{2}, V_{3}=V_{C C} \quad-D_{14} / X O=\text { Open, } D_{15} / X I=V_{C C} \text { (Crystal oscillation for timer is selected). }
\end{aligned}
$$

7. Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded. The standby supply current (2) is the supply current at $\mathrm{VCC}_{\mathrm{Cl}}=5 \mathrm{~V} \pm 10 \%$ in "Halt" state in the case that the crystal oscillation for timer is selected (only the crystal oscillator for timer, 5 -bit divider and $\mathbf{6}$-bit prescaler are in operation).

8. Power supply condition $V_{C c} \geqq V_{1} \geqq V_{2} \geqq V_{3} \geqq$ GND should be maintained.
9. Applied to the following pins.
(1) Input pins, I/O common pins with pull up MOS, and CMOS I/O common pins among $D$ and $R$ pins.
(2) RESET, HLT, OSC ${ }_{1}$, INT $_{0}$ and INT 1
10. Applied to open-drain I/O common pins among $D$ and $R$ pins.
11. Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded. The standby supply current is the supply current at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ in "Halt" state in the case that the crystal oscillation for timer is not selected. The supply current when supply voltage falls to the Halt Duration Voltage is called "Halt Current" (IDH).
12. The supply current changes as follows according to operating frequency.

13. The voltage that drops between the power supply pins ( $V_{C C}, V_{1}, V_{2}, V_{3}$ ) and each common or segment output pin.
14. The supply current at $V_{C C}=V_{P H}=2.3 \mathrm{~V}$ in "Halt" state, in the case that the crystal oscillation for timer is not selected. Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded.
15. Interrupt inputs must be retained for two or more cycles at both "High" and "Low" levels.


## HD44795 ELECTRICAL CHARACTERISTICS (VCC $=2.7$ to 5.5V) <br> ABSOLUTE MAXIMUM RATINGS

| Item | Symbol | Value | Unit | Note |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{Cc}}$ | -0.3 to +7.0 | V |  |
| Pin Voltage (1) | $\mathrm{V}_{\mathrm{T} 1}$ | -0.3 to $\mathrm{V}_{\mathbf{c c}}+0.3$ | V | Applied to all pins except <br> those specified in $\mathrm{V}_{\mathrm{T} 2}$. |
| Pin Voltage (2) | $\mathrm{V}_{\mathrm{T} 2}$ | 0.3 to +10.0 | V | Applied to open-drain output pins <br> and open-drain I/O common pins. |
| Maximum Total Output Current (1) | $-\mathrm{\Sigma I}_{\mathrm{o1}}$ | 45 | mA | (Note 3) |
| Maximum Total Output Current (2) | $\Sigma_{\mathrm{I}_{\mathrm{o} 2}}$ | 45 | mA | (Note 3) |
| Operating Temperature | $\mathrm{T}_{\mathrm{opr}}$ | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $\mathrm{T}_{\mathrm{stg}}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

(NOTE) 1. Permanent LSI damage may occur if maximum ratings are exceeded.
Normal operation should be under the conditions of "ELECTRICAL CHARACTERISTICS-1, -2." If these conditions are exceeded, it could be cause of malfunction of LSI and affects reliability of LSI.
2. All voltages are with respect to GND.
3. Maximum Total Output Current is the total sum of output currents which can flow out or in simultaneously.
4. Power supply condition $\mathrm{V}_{\mathrm{C}} \geqq \mathrm{V} 1 \geqq \mathrm{~V} 2 \geqq \mathrm{~V} 3 \geqq$ GND should be maintained.

- ELECTRICAL CHARACTERISTICS - 1 (VCc $=2.7$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20$ to $+75^{\circ} \mathrm{C}$ )

| Item | Symbol | Test Conditions |  | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |  |
| Input "Low" Voltage | $\mathrm{V}_{\text {IL }}$ |  |  | - | - | 0.4 | V |  |
| Input "High" Voltage (1) | $\mathrm{V}_{\text {IH1 }}$ |  |  | $\mathrm{V}_{\mathrm{cc}}-0.4$ | - | $\mathrm{V}_{\mathbf{c c}}$ | V | (9) |
| Input "High" Voltage (2) | $\mathrm{V}_{\text {IH2 }}$ |  |  | $\mathrm{V}_{\text {cc }}-0.4$ | - | 10 | V | (10) |
| Output "Low" Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{IOL}=0.4 \mathrm{~mA}$ |  | - | - | 0.4 | V |  |
| Output "High" Voltage (1) | $\mathrm{V}_{\mathrm{OH} 1}$ | $-^{-1 \mathrm{OH}}=0.08 \mathrm{~mA}$ |  | $\mathrm{V}_{\text {cc }}-0.4$ | - | - | V | (1) |
| Output "High" Voltage (2) | $\mathrm{V}_{\mathrm{OH} 2}$ | $-^{-1 \mathrm{OH}}=0.01 \mathrm{~mA}$ |  | $\mathrm{V}_{\mathrm{cc}}-0.3$ | - | - | V | (2) |
| Driver Voltage Descending (COM) | $\mathrm{V}_{\mathrm{d}_{1}}$ | $1 \mathrm{~d}=0.05 \mathrm{~mA}$ |  | - | - | 0.4 | V | (13) |
| Driver Voltage Descending (SEG) | $\mathrm{V}_{\mathrm{d}_{2}}$ | $1 \mathrm{~d}=0.01 \mathrm{~mA}$ |  | - | - | 0.4 | V | (13) |
| Dividing Resistor of LCD Power Supply | Rwell |  |  | 25 | - | 300 | k $\Omega$ |  |
| Interrupt Input Hold Time | $\mathrm{t}_{\text {INT }}$ |  |  | $2 \cdot \mathrm{~T}_{\text {inst }}$ | - | - | $\mu \mathrm{s}$ | (15) |
| Interrupt Input Fall Time | $\mathrm{t}_{\text {fint }}$ |  |  | - | - | 50 | $\mu \mathrm{s}$ | (15) |
| Interrupt Input Rise Time | $\mathrm{t}_{\text {rINT }}$ |  |  | - | - | 50 | $\mu \mathrm{s}$ | (15) |
| Output " High" Current | IOH | $\mathrm{V}_{\mathrm{OH}}=10$ |  | - | - | 3 | $\mu \mathrm{A}$ | (3) |
| Input Leakage Current | IL | $\mathrm{V}_{\text {in }}=0$ to |  | - | - | 1.0 | $\mu \mathrm{A}$ | (3), (9) |
|  |  | $\mathrm{V}_{\text {in }}=0$ to |  | - | - | 3 |  | (3), (10) |
| Pull up MOS Current | -Ip | $\mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}$ |  | 15 | - | 80 | $\mu \mathrm{A}$ |  |
| Supply Current | Icc | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{cc}}$ <br> $\mathrm{R}_{\mathrm{f}}$ Oscilla <br> ( $\mathrm{f}_{\text {osc }}=20$ <br> External $\left(f_{c p}=200\right.$ | $c c=3 V$ <br> z) Operation <br> z) | - | - | 0.15 | mA | (5), (12) |
| Standby I/O Leakage Current | ILs | $\begin{aligned} & \text { HLT } \\ & =0.5 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\text {in }}=0$ to $\mathrm{V}_{\text {cc }}$ | - | - | 1.0 | $\mu \mathrm{A}$ | (6), (9) |
|  |  |  | $\mathrm{V}_{\text {in }}=0$ to 10 V | - | - | 3 | $\mu \mathrm{A}$ | (6), (10) |
| Standby Supply Current (1) | Iccs1 | $\begin{aligned} & V_{\text {in }}=V_{c c}, \overline{H L T}=0.1 \mathrm{~V} \\ & V_{c c}=2.7 \text { to } 3.3 \mathrm{~V} \end{aligned}$ |  | - | - | 6 | $\mu \mathrm{A}$ | (11) |
| Standby Supply Current (2) | Iccs2 | $\begin{aligned} & V_{i n}=V_{c c}, \overrightarrow{H L T}=0.1 \mathrm{~V} \\ & V_{c c}=2.7 \text { to } 3.3 \mathrm{~V} \end{aligned}$ |  | - | - | 21 | $\mu \mathrm{A}$ | (7) |
| Frame Frequency of LCD Drive | $\mathrm{f}_{\mathrm{F}}$ | $\begin{aligned} & n=1 \text { (static) } \\ & n=2(1 / 2 \text { Duty) } \\ & n=3(1 / 3 \text { Duty) } \\ & n=4(1 / 4 \text { Duty) } \end{aligned}$ |  | $\frac{1}{128 \times n \times T_{\text {inst }}}$ |  |  | Hz |  |
| LCD Display Voltage | $\mathrm{V}_{\text {LCD }}$ | $\mathrm{V}_{\mathrm{cc}}-\mathrm{V}_{3}$ |  | 2.5 | - | $\mathrm{V}_{\mathrm{cc}}$ | V | (8) |

External Clock Operation; System Clock

| External Clock Frequency | $\mathrm{f}_{\mathrm{cp}}$ |  | 40 | 200 | 240 | kHz |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| External Clock Duty | Duty |  | 45 | 50 | 55 | $\%$ |  |
| External Clock Rise Time | $\mathrm{t}_{\mathrm{rcp}}$ |  | 0 | - | 0.2 | $\mu \mathrm{~s}$ |  |
| External Clock Fall Time | $\mathrm{t}_{\mathrm{fcp}}$ |  | 0 | - | 0.2 | $\mu \mathrm{~s}$ |  |
| Instruction Cycle Time | $\mathrm{T}_{\text {inst }}$ | $\mathrm{T}_{\text {inst }}=4 / \mathrm{f}_{\mathrm{cp}}$ | 16.6 | 20 | 100 | $\mu \mathrm{~s}$ |  |

Internal Clock Operation ( $\mathbf{R}_{\mathrm{f}}$ Oscillation); System Clock

| Clock Oscillation Frequency | $f_{\text {osc }}$ | $\begin{aligned} & R_{f}= \\ & 200 \mathrm{k} \Omega \pm 2 \% \end{aligned}$ | $\mathrm{V}_{\mathrm{Cc}}=2.7$ to 3.3 V | 150 | - | 250 | kHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=2.7$ to 5.5V | 150 | - | 350 |  |
| Instruction Cycle Time | $\mathrm{T}_{\text {inst }}$ | $\begin{aligned} & T_{\text {inst }}= \\ & 4 / f_{\text {osc }} \end{aligned}$ | $\mathrm{V}_{\text {cc }}=2.7$ to 3.3 V | 16 | - | 26.6 | $\mu \mathrm{s}$ |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=2.7$ to 5.5 V | 11.4 | - | 26.6 |  |

[^12]ELECTRICAL CHARACTERISTICS - $2\left(\mathrm{~T}_{\mathrm{a}}=\mathbf{- 2 0}\right.$ to $\left.+75^{\circ} \mathrm{C}\right)$

| Item | Symbol | Test Conditions | Value |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | max |  |  |
| Halt Duration Voltage | $\mathrm{V}_{\text {DH }}$ | $\overline{\mathrm{HLT}}=0.2 \mathrm{~V}$ | 2.3 | - | V |  |
| Halt Current | $I_{\text {DH }}$ | $\begin{aligned} & V_{\text {in }}=V_{c c}, \overline{H L T}=0.1 \mathrm{~V}, \\ & V_{D H}=2.3 \mathrm{~V} \end{aligned}$ | - | 4.0 | $\mu \mathrm{A}$ | (14) |
| Halt Delay Time | $\mathrm{t}_{\mathrm{HD}}$ |  | 100 | - | $\mu \mathrm{s}$ |  |
| Operation Recovery Time | $\mathrm{t}_{\mathrm{RC}}$ |  | 100 | - | $\mu \mathrm{s}$ |  |
| HLT Fall Time | $\mathrm{t}_{\mathrm{fHLT}}$ |  | - | 1000 | $\mu \mathrm{s}$ |  |
| $\overline{H L T}$ Rise Time | $\mathrm{t}_{\text {rHLT }}$ |  | - | 1000 | $\mu \mathrm{s}$ |  |
| HLT "Low" Hold Time | $\mathrm{t}_{\mathrm{HLT}}$ |  | 400 | - | $\mu s$ |  |
| $\overline{\text { HLT }}$ "High" Hold Time | $t_{\text {OPR }}$ | $R_{f}$ Oscillation, External Clock Operation | 100 | - | $\mu \mathrm{s}$ |  |
| Power Supply Rise Time | $\mathrm{t}_{\text {rcc }}$ | Built-in Reset, $\overline{\mathrm{HLT}}=\mathrm{V}_{\text {cc }}$ | 0.1 | 10 | ms |  |
| Power Supply OFF Time | toff | Built-in Reset, $\overline{\mathrm{HLT}}=\mathrm{V}_{\mathbf{c c}}$ | 1 | - | ms |  |
| RESET Pulse Width (1) | $\mathrm{t}_{\text {RSTI }}$ | External Reset, $\overline{H L T}=\mathrm{V}_{\text {cc }}$ | 1 | - | ms |  |
| RESET Pulse Width (2) | $\mathrm{t}_{\text {RST2 }}$ | $\begin{aligned} & \text { External Reset, } \mathrm{V}_{\mathrm{cc}}=2.7 \\ & \text { to } 5.5 \mathrm{~V}, \mathrm{HLT}=\mathrm{V} \mathrm{cc}, \\ & \text { Prescaler Clock }=\text { System } \\ & \text { Clock) } \end{aligned}$ | $\mathbf{2} \cdot \mathrm{T}_{\text {inst }}$ | - | $\mu s$ |  |
|  |  | ```External Reset, V cc = 2.7 to 5.5V, HLT = V Cc, (Prescaler Clock = Crystal Clock)``` | $\underset{f_{\text {oscx }}}{32 \times 10^{6} /}$ | - |  |  |
| RESET Rise Time | $\mathrm{t}_{\text {rRST }}$ | $\begin{aligned} & \text { External Reset, } \overline{\text { HLT }}=\mathrm{V}_{\mathrm{cc}}, \\ & \mathrm{~V}_{\mathrm{cc}}=2.7 \text { to } 5.5 \mathrm{~V} \end{aligned}$ | - | 100 | $\mu s$ |  |
| RESET Fall Time | $\mathrm{t}_{\text {fRST }}$ | $\begin{aligned} & \text { External Reset, } \overline{H L T}=\mathrm{V}_{\mathrm{cc}}, \\ & \mathrm{~V}_{\mathrm{cc}}=2.7 \text { to } 5.5 \mathrm{~V} \end{aligned}$ | - | 100 | $\mu \mathrm{s}$ |  |

(NOTE) 1. Applied to PMOS load of CMOS output pins and CMOS I/O common pins among D and R pins.
2. Applied to CMOS output pins, CMOS I/O common pins, input pins with pull up MOS, and I/O common pins with pull up MOS among $D$ and $R$ pins.
3. Applied to open-drain output pins and open-drain I/O common pins among $D$ and $R$ pins.
4. Pull up MOS current is excluded.
5. Applied to the supply current when the LCD-III is in the reset state and the crystal oscillation for timer doesn't operate (Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded). Test Conditions: RESET, HLT, TEST $=\mathrm{V}_{\mathrm{CC}}$ (Reset State)

$$
\begin{aligned}
& I N T_{0}, I N T_{1}, R_{00} \text { to } R_{33}, D_{0} \text { to } D_{13}=V_{C C} \\
& D_{14} / X O, D_{13} / X 1 \square D_{14} / X O, D_{13} / X 1=V_{C C} \text { (Crystal oscillation for timer is not selected) } \\
& V_{1}, V_{2}, V_{3}=V_{C C} D_{14} / X O=C_{p e n, ~} D_{13} I X I=V_{C C} \text { (Crystal oscillation for timer is selected). } \\
& C O M_{1} \text { to } C O M_{4}, S E G_{1} \text { to } S E G_{32}=\text { Open }
\end{aligned}
$$

When the crystal oscillation for timer operates, the standby supply current (2) ICcs2 flows in addition to Icc.
When the LCD-III is installed in the user's system, and in operation current increases according to the external circuitry and devices. Those are connected to the LCD-III. User should design the power supply in consideration of this point (The difference between the measured current in the above reset state and that measured in the operational state in the user's system is the increased part of the supply current).
6. Standby I/O leakage current is the leakage current of I/O pins in the "Halt" and "Disable" state.
7. Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded. The standby supply current (2) is the supply current at $V c c=3 V \pm 10 \%$ in "Halt" state in the case that the crystal oscillation for timer is selected (only the crystal oscillator for timer, 5 bit divider and 6 -bit prescaler are in operation).

8. Power supply condition $V_{c c} \geqq V_{1} \geqq V_{2} \geqq V_{3} \geqq G N D$ should be maintained.
9. Applied to the following pins.
(1) Input pins, $1 / O$ common pins with pull up MOS, and CMOS I/O common pins among $D$ and $R$ pins.
(2) RESET, HLT, OSC $1_{1}$, INT0 and INT 1
10. Applied to open-drain I/O common pins among $D$ and $R$ pins.
11. Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded. The standby supply current
is the supply current at $\mathrm{VCC}_{\mathrm{CC}}=3 \mathrm{~V} \pm 10 \%$ in "Halt" state in the case that the crystal oscillation for timer is not selected. The supply current when supply voltage falls to the Halt Duration Voltage is called "Halt Current" (IDH).
12. The supply current changes as follows according to operating frequency.

13. The voltage that drops between the power supply pins $\left(V_{C C}, V_{1}, V_{2}, V_{3}\right)$ and each common or segment output pin.
14. The supply current at $V_{C C}=V_{D H}=2.3 \mathrm{~V}$ in "Halt" state, in the case that the crystal oscillation for timer is not selected. Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded.
15. Interrupt inputs must be retained for two or more cycles at both "High" and "Low" levels.


## - SIGNAL DESCRIPTION

The input and output signals for the LCD-III shown in PIN ARRANGEMENT are described in the following paragraphs.

## - VCC and GND

Power is supplied to the LCD-III using these two pins. $\mathrm{V}_{\mathrm{CC}}$ is power and GND is the ground connection.

## - RESET

This pin resets the LCD-III independently of the automatic resetting capability (ACL; Built-in Reset Circuit) already in the LCD-III. The LCD-III can be reset by pulling RESET High.

Refer to RESET FUNCTION for additional information.

- OSC $_{1}$ and OSC $_{2}$

These pins provide control input for the on-chip clock oscillator circuit. A resistor, a ceramic filter circuit, or an external oscillator can be connected to these pins to provide a system clock with various degrees of stability/cost tradeoffs. Lead length and stray capacitance on these two pins should be minimized.

Refer to OSCILLATOR for recommendations about these pins.

## - $\overline{\text { HLT }}$

This pin is used to enter the LCD-III into the HALT state (Stand-by Mode). The LCD-III can be moved into the halt state by pulling HLT Low.

In the halt state the internal clock stops and all the internal statuses (RAM, Registers, Carry, Status, Program Counter, etc.) are maintained. Consequently power consumption is greatly reduced. By pulling $\overline{\mathrm{HLT}}$ high, the LCD-III starts operation from the status just before the halt state.

Refer to HALT FUNCTION for details of halt mode.

- TEST

This pin is not for user application and must be connected to $\mathrm{V}_{\mathrm{CC}}$.

- INTo and INT ${ }_{1}$

These pins generate interrupt request to the LCD-III.
Refer to INTERRUPT for additional information.

[^13]Power for liquid crystal display are supplied to the LCD-III using these pins ( $\mathrm{V}_{\mathrm{CC}} \geqq \mathrm{V}_{1} \geqq \mathrm{~V}_{2} \geqq \mathrm{~V}_{3} \geqq \mathrm{GND}$ ).

- Roo to Ro3

These four lines are a 4-bit input channel.
Refer to INPUT/OUTPUT for additional information.

## - $\mathbf{R}_{10}$ to $\mathbf{R}_{13}, \mathbf{R}_{20}$ to $\mathbf{R}_{23}$

These 8 lines are arranged into two 4-bit Input/Output common channels. 4-bit registers (data I/O register) are attached to these channels. Each channel is directly addressed by the operand of an instruction. I/O configuration of each pin can be specified among Open Drain, With Pull Up MOS, and CMOS using a mask option.

Refer to INPUT/OUTPUT for additional information.

## - $\mathbf{R}_{30}$ to $\mathbf{R}_{33}$

These four lines are a 4-bit output channel. 4-bit register is attached to this channel. This channel is directly addressed by the operand of an instruction. I/O configuration of each pin can be specified among Open Drain and CMOS using a mask option.

Refer to INPUT/OUTPUT for additional information.

- Do to $D_{13}$

These are 14 discrete signals which can be configured as Input/Output lines.

Refer to INPUT/OUTPUT for additional information.

- $D_{14} / X O, D_{15} / X I$
$\mathrm{D}_{14} / \mathrm{XO}$ and $\mathrm{D}_{15} / \mathrm{XI}$ select in the following 3 types with a mask option.
- Discrete I/O (common pin)
- Crystal circuit connecting pins (with internal halt)
- Crystal circuit connecting pins (no internal halt)

Refer to INPUT/OUTPUT for additional information.

## - COM 1 to $\mathrm{COM}_{4}$

These pins are common pins for liquid crystal display.
Refer to LIQUID CRYSTAL DISPLAY for additional information.

- SEG $_{1}$ to SEG $_{32}$

These are segment pins for liquid crystal display.

Refer to LIQUID CRYSTAL DISPLAY for additional information.

- OSCILLATOR

A resistor, a ceramic filter circuit or an external oscillator can be connected to $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$. However, a ceramic filter circuit cannot be used on the HD44795. The connection methods are shown in Figure 1.


$$
\text { Duty }=\frac{T_{1}}{T_{h}+T_{1}} \times 100 \%
$$

Length of the wirings for $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ pins should be minimized because the oscillation frequency varies depending on the capacitance of these pins.


Figure 1 Connection Methods for Oscillator (to be continued)
(3) Ceramic Filter (This is not applied to HD44795.)


Ceramic Filter: CSB400P (MURATA)
$R_{f}: 1 \mathrm{M} \Omega \pm 10 \%$
$C_{1}: 330 p F \pm 10 \%$ (ceramic capacitor)
$C_{2}: 330_{p} F \pm 10 \%$ (ceramic capacitor)
$R_{d}: 2.2 \mathrm{k} \Omega \pm 10 \%$

Reset at the time of Halt releasing.
This circuit is the example of the typical use. As the oscillation characteristics is not guaranteed, please consider and examine the circuit constant carefully on your application.

Figure 1 Connection Methods for Oscillator

## ROM

ROM is used as program and pattern (constants) memory. The instruction used in the LCD-III consists of 10 bits.

The pattern area is in pages 61 and 62 . No program can be
stored in this area. The area is only used to store patterns (constants) that are referred in programs by user.

The program area (instructions can be programmed) consists of 2,048 words ( $64 \times 32$ ) of pages 0 to 31 . In this area, either of programs or patterns can be stored.

Table 1 ROM Capacity

| Program Area | 32 pages |
| :--- | :--- |
| Pattern Area | 2 pages |
| Total Number <br> of the words | 2,176 words |

(NOTE) 1 page $=64$ words


Figure 2 ROM Address Space

## PROGRAM COUNTER (PC)

PC is the counter for addressing the program area of ROM. It consists of the page part and the address part as shown in Figure 3.


Figure 3 PC Structure

## - Page Part (5-bit register)

Once a certain value is loaded into a page part, it is unchanged until other value is loaded by the program. Any number among 0 to 31 can be set in the page part.

## - Address Part (6-bit counter)

The address part consists of a random sequential counter and this counter counts up for each word, that is, one instruc-

Table 2 Sequence of the PC Address Part

| Decimal | Hexa- <br> decimal | Decimal | Hexa- <br> decimal | Decimal | Hexa- <br> decimal |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 63 | $3 F$ | 5 | 05 | 9 | 09 |
| 62 | $3 E$ | 11 | $0 B$ | 19 | 13 |
| 61 | $3 D$ | 23 | 17 | 38 | 26 |
| 59 | $3 B$ | 46 | $2 E$ | 12 | $0 C$ |
| 55 | 37 | 28 | $1 C$ | 25 | 19 |
| 47 | $2 F$ | 56 | 38 | 50 | 32 |
| 30 | $1 E$ | 49 | 31 | 37 | 25 |
| 60 | $3 C$ | 35 | 23 | 10 | $0 A$ |
| 57 | 39 | 6 | 06 | 21 | 15 |
| 51 | 33 | 13 | $0 D$ | 42 | $2 A$ |
| 39 | 27 | 27 | $1 B$ | 20 | 14 |
| 14 | $0 E$ | 54 | 36 | 40 | 28 |
| 29 | $1 D$ | 45 | $2 D$ | 16 | 10 |
| 58 | $3 A$ | 26 | $1 A$ | 32 | 20 |
| 53 | 35 | 52 | 34 | 0 | 00 |
| 43 | $2 B$ | 41 | 29 | 1 | 01 |
| 22 | 16 | 18 | 12 | 3 | 03 |
| 44 | $2 C$ | 36 | 24 | 7 | 07 |
| 24 | 18 | 8 | 08 | 15 | $0 F$ |
| 48 | 30 | 17 | 11 | 31 | $1 F$ |
| 33 | 21 | 34 | 22 |  |  |
| 2 | 02 | 4 | 04 |  |  |

tion cycle. All instructions except the pattern instruction are executed in one cycle. (While the pattern instruction is executed in two cycles.)

The sequence indicated in decimal and hexadecimal is shown in Table 2. This sequence forms a loop and has neither the starting nor ending points. It generates no overflow carry. Therefore, instructions on a same page are executed in order unless the contents of the page part is unchanged.

## - PATTERN GENERATION

The pattern (constants) can be assigned into ROM for user's reference in program. It can be written both in the program area and the pattern area.

Pattern reference is performed by the instruction of pattern $(\mathrm{P})$ in the program.

ROM Addressing for the pattern reference is performed by modifying PC with A, B, C (F/F), and the operand $p$. The modifying scheme is shown in Figure 4. The address part is replaced by the contents of A (Accumulator) and the lower 2 bits of B. The page part is logically ORed with the PC, the upper 2 bits of the operand is for referring to the pattern area. When the upper bit is preset to 1 , the pattern area is referred, and it is preset to 0 , the program area is referred. Non-existing ROM area can not be referred.

The value of PC is only modified apparently and is not changed. Then the address is counted up after the execution of $P$ instruction and the next instruction is executed. The execution time of this instruction is 2 -cycle time. Moreover, an instruction just after this instruction is masked.

The bit pattern of referred ROM address is generated as the following two ways.
(i) The pattern is loaded into $A$ and $B$.
(ii) The pattern is loaded into the output ports R2 and R3.

The command bits $\left(O_{9}, O_{10}\right)$ in the pattern determine which way is taken. Mode (i) is performed when $O_{9}$ is " 1 " and mode (ii) is performed when $\mathrm{O}_{10}$ is " 1 ". Mode (i) and (ii) are simultaneously performed when both $\mathrm{O}_{9}$ and $\mathrm{O}_{10}$ are " 1 ". The correspondence of each bit of the pattern is shown in Figure 5.

In the program run, the pattern can not be distinguished from the instruction. When the program is running at the address written as a pattern by user, the instruction corresponding to the pattern bit is executed.

Therefore, when the pattern is written in the pattern area, the instruction must not be executed.


Figure 4 ROM Addressing for Pattern Reference

(Note) A's significance is inverted.

(Note) The significance of R2 and R3 is inverted.
Figure 5 Correspondence of Each Bit of the Pattern

## - BRANCH

ROM is accessed according to the PC sequence and the program is executed. In order to jump to an optional address out of the sequence, there are four ways.
(i) Branch to an address in the same page
(ii) Page jump
(iii) Branch to an address in any page (combination of (i) and (ii) )
(iv) Branch referring to the data (Table Branch)

## - Branch to an address in the same page (BR)

The lower 6 bits of ROM output (operand a, $\mathrm{O}_{6}$ to $\mathrm{O}_{1}$ ) are transferred to the lower 6 bits of PC (address part). This instruction is a conditional statement and executed only when the Status is " 1 ". If it is " 0 ", the instruction is skipped and it becomes " 1 "


## - Page Jump (LPU)

The lower bits of ROM output (operand $u, \mathrm{O}_{1}$ to $\mathrm{O}_{5}$ ) are transferred to the upper 5 bits (page part) of PC with delay by one cycle time. Therefore, at the cycle just after this instruction, the page remains unchanged and the page jump is performed at the next cycle.

This instruction is a conditional statement and executed only when the Status is " 1 ". But the Status is unchanged (remains " 0 ") even if it is skipped.

(NOTE) Operand $u$ can be 0 to 31

Interrupt is disabled for one instruction cycle time immediately after LPU instruction in spite of interrupt enable condition. Interrupt request is latched into the interrupt request F/F. LPU instruction is normally used as a macro instruction of BRL and CALL.

If it is used singly, page is changed after the execution of the instruction just after LPU. Address part of PC follows the usual sequence.

## - Branch to an Address in Any Page (BRL)

This is a macro instruction composed of LPU + BR divided into two steps as follows.

$$
\text { BRL } \quad a-b \rightarrow L P U \quad a
$$

(Jump to address $b$ on page a) BR b
This is also conditional statement like LPU and BR, and executed only when the Status is " 1 ". If it is " 0 ", the instruction is skipped and it becomes " 1 ".

- Branch Referring to the Data (TBR : Table Branch)

PC is modified by accumulator, B register, $\mathrm{C}(\mathrm{F} / \mathrm{F})$, and the operand p . The address part is replaced by accumulator and the lower 2 bits of B register. The page part is logically ORed with the upper 2 bits of $B$ register, $C(F / F)$, and the operand $p_{1}, p_{0}$. This instruction is executed irrespectively of the Status.


Figure ó iviodification of fC ioy Tī̃ instruction

The method of the modification of PC by TBR is the same as that of pattern instruction. But the content of PC is changed because TBR is a jump instruction. Interrupt is disabled for one instruction cycle time immediately after TBR instruction inspite of interrupt enable condition. Interrupt request is latched into interrupt request $\mathrm{F} / \mathrm{F}$.
(NOTE) The upper bit $\left(p_{2}\right)$ of the operand $p$ should be " 0 " because it indicates the pattern area. The value of operand p should be 0 to 3 .

## - SUBROUTINE

There are two kinds of subroutine jump.
(i) Subroutine jump to an address in a subroutine space (CAL)
(ii) Subroutine jump to an address on any page (CALL) Here, the subroutine space means page 0.

## - Subroutine Jump to an Address in a Subroutine Space

(CAL)
PC is pushed on the stack in the following order.

$$
\mathrm{PC}+1 \rightarrow \mathrm{ST} 1 \rightarrow \mathrm{ST} 2 \rightarrow \mathrm{ST} 3 \rightarrow \mathrm{ST} 4
$$

The page part of PC is 0 . The lower 6 bits of ROM output (Operand a, $\mathbf{O}_{6}$ to $\mathbf{O}_{1}$ ) are transferred to the lower 6 bits of PC (Address Part).
(NOTE) "PC+1" does not mean the added address by 1 , but the next address to the CAL instruction address in the sequence of PC address part. Refer to the sequence (Table 2) in PC address part.

CAL instruction is a conditional statement. It is executed only when the Status is " 1 ". If the Status is " 0 ", this instruction is skipped and the status becomes " 1 ". Interrupt is disabled for one instruction cycle time immediately after CAL instruction in spite of interrupt enable condition. Interrupt request is latched into the interrupt request $F / F$.

The condition of PC when pushed on the stack during the execution of CAL instruction is shown in Fig. 7.


Figure 7 The condition of PC when pushed on the stack during the execution of CAL instruction

## - Subroutine Jump to an Address on Any Page (CALL)

This is a macro instruction of LPU CCAL. The subroutine jump to any address on the page specified by LPU is possible.

$$
\text { CALL } \quad \mathrm{a}-\mathrm{b} \rightarrow \text { LPU } \quad \mathrm{a}
$$

(Subroutine jump to address b on page a)
CAL b
This is a conditional instruction like LPU and CAL, and executed when the Status is " 1 ". If the status is " 0 ", this instruction is skipped and the Status becomes " 1 ".

## - Return (RTN)

Return from subroutine is performed by RTN instruction in the following sequence:

$$
\mathrm{ST} 4 \rightarrow \mathrm{ST} 3 \rightarrow \mathrm{ST} 2 \rightarrow \mathrm{ST} 1 \rightarrow \mathrm{PC}
$$

Since the next address to PC is pushed on the stack register (ST1) during the execution of subroutine jump, the address next to the subroutine jump instruction (CAL instruction) is pulled into the PC at execution of RTN.
(NOTE) Up to 4 levels are available for subroutine levels (nesting) including interrupt level. Note that when counting level numbers, interrupt servicing is a kind of subroutine jump and should be included in the numbers. (When subroutines are used up to the maximum level, interrupt must be disabled condition during executing the last level subroutine. An interrupt, if

## Example of Program



RAM is performed by the matrix number and the digit number. There are 10 files and 16 digits in the matrix. Normally the file No. is set in the X register and the digit No. is in the $Y$ register, then the matrix of $X$ and Y addresses RAM and performs the Read/Write operation.

Special digits in RAM can be addressed without using $X$ and Y. These digits, 16 digits (MR0 to MR15), are called Memory Register (MR). Memory register can be exchanged for A register By XAMR instruction. RAM address space is shown in Figure 8.

Figure 8 RAM Address Space

## HITACHI

If an instruction consists of a simultaneous Read/Write operations of RAM (exchange of RAM and a register), the writing data doesn't affect the reading data because the read operation precedes the write operation.

RAM bit manipulation is usable, which performs any bit set, reset or test of the addressed RAM. Bit assignment is made by the program as shown below.


The bit test makes the status " 1 " when the assigned bit is " 1 " and makes it " 0 " when the assigned bit is " 0 ".

## - REGISTERS

The LCD-III has six 4-bit registers and two 1-bit registers available to the programmer. 1-bit registers are Carry F/F and Status $F / F$. They are explained in the following paragraphs.

- Accumulator (A; A Register) and Carry F/F (C)

The result of ALU operation (4 bits) and the overflow of the ALU are put into the accumulator and Carry F/F respectively. Carry F/F can be set, reset or tested. Combination of the accumulator and Carry F/F can be right or left rotated. The accumulator is the main register for ALU operation and Carry F/F is used to store the overflow generated by ALU operation when the calculation of two or more digits ( 4 bits/digit) is performed.

## - B Register (B)

The result of ALU operation (4 bits) is put into this register. B register is used as a sub-accumulator to stack the data temporarily and also used as a counter.

## - X Register (X)

The result of ALU operation (4 bits) is put into this register. X register is exchangeable with SPX register and addresses the RAM file.

## - SPX Register (SPX)

SPX register is exchangeable with X register.
SPX register is used to stack the contents of the X register and expand the addressing system of RAM in combination with $X$ register.

## - $\mathbf{Y}$ Register ( Y )

The result of ALU operation (4 bits) is put into this register. Y register is exchangeable with SPY register. Y register can calculate itself simultaneously with transferring the data by bus lines, which is usable for the calculation of two or more digits (4 bits/digit). Y register addresses the RAM digits and 1-bit discrete input/output common pins.

## - SPY Register (SPY)

SPY register is exchangeable with Y register. SPY register is used to stack the contents of the $Y$ register and expand the addressing system of RAM and 1 -bit discrete input/output common pins in combination with $Y$ register.

## - Status F/F (S)

Status F/F latches the result of logical or arithmetic operations (Not Zero, Overflow) and bit test operations. Status F/F affects conditional instructions (LPU, BR and CAL). These instructions are executed only when Status $F / F$ is " 1 ". If it is " 0 ", these instructions are skipped and Status $\mathrm{F} / \mathrm{F}$ becomes " 1 ".

## - INPUT/OUTPUT

- Discrete I/O (D Pin)

The discrete $\mathrm{I} / \mathrm{O}$ is composed of 1 -bit latch and I/O pin. Figure 9 shows the basic block diagram.


Figure 9 Discrete I/O Block Diagram


Figure 10 Mask Option of $D_{14}$ and $D_{15}$
$D_{0}$ to $D_{13}$ are discrete $I / O s$ of common for input and output, $D_{14}$ and $D_{15}$ require 3 types of mask option.

If there is internal halt mode, latch of $D_{15}$ is used as a register for internal halt mode specially.

In such case, since $D_{15}$ means internal halt state and $D_{15}=$ " 1 " means operating state, LSI can be in internal halt state by
resetting $D_{15}$ using an instruction. The prescaler keeps its operation in internal halt state. Therefore, $\mathrm{D}_{15}$ may be set by overflow output pulse from the prescaler to return to operating state. Refer to HALT FUNCTION for details of internal halt mode.

Table 3 Mask Option of $D_{14} / X O$ and $D_{15} / X I$ Pins

| Mask Option |  |  | a | b | c | d | Function of $\mathrm{D}_{14} / \mathrm{XO}$ and $\mathrm{D}_{15} / \mathrm{XI}$ | Function of $D_{14} / X O$ and $D_{15} / X 1$ latch |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Unselectable crystal oscillation for timer (no internal halt) |  | short | open | open | short | discrete I/O (common Pin) | Output Latch |
| 2 | Selectable crystal oscillation for timer | with internal halt | open | short |  |  | Crystal Circuit Connecting Pin | , |
| 3 |  | no internal halt |  |  |  |  |  | $D_{15}$; register for internal halt |

(NOTE) Users can specify this mask option in "The format of I/O channels" at ROM order.

Discrete $I / O$ is addressed by $Y$ register, and the set/reset instruction is executed for the addressed latch. Level (" 0 " or " 1 ") of the addressed pin and 1 bit register can be tested. The test is executed by performing wired OR between the output of the latch and the pin input. Therefore, in the case of the

I/O common pins, the output latch should be in the high impedance state when the test instruction is executed. In order to test the pin input, it is necessary the state that the output latch should not affect the pin input.


Figure 11 Timing Chart of Discrete I/O

- Data I/O (R Pin)

Table 4 Data I/O for the LCD-III

| I/O common channel | R1, R2 (2 channels) |
| :--- | :--- |
| Input channel | R0 (1 channel) |
| Output channel | R3 (1 channel) |
| Total | 4 channels |

(NOTE) In addition to the above, R4, R5 and R6 are provided as register setting liquid crystal display mode. In these registers, there is no pin and exists only data I/O register each, which controls liquid crystal display mode. Data is transferred to R4, R5 and R6 by LRA or LRB instruction, same as data transfer to data I/O registers of R1, R2 and R3. For details of R4, R5 and R6, refer to LIQUID CRYSTAL DISPLAY.

4-bit register (data $\mathrm{I} / \mathrm{O}$ register) is attached to each I/O common channel and output channel. No register is attached to input channel. Addressing to all channels is performed by programs (addressed by operands in instructions).

Figure 12 shows the block diagram of each channel.


Figure 12 Data I/O Block Diagram

When expansion of segment signal for liquid crystal display is designated by a program (Register $\mathbf{R}_{42}=$ " 0 "), $\mathbf{R 1}$ is used as a display data output pin. This prohibits R1 to be used as an I/O common channel by users (Refer to Figure 12, R1 channel).

If LRA or LRB instruction is executed at the time, data is transferred to data I/O register, but the contents of data I/O register is not output from R1. If LAR or LBR instruction is executed, display data is input to accumulator (A register) or B register.

Data is transferred from the accumulator (A register) and B register to data I/O registers R1, R2, and R3 through the bus
line. In addition, ROM bit patterns can be transferred to R2 and R3 by pattern generation instruction.

Input instructions input 4-bit data to the accumulator (A register) and B register through the channels R0, R1 and R2. However, in the case of I/O common channels R2 and R3, since data $\mathrm{I} / \mathrm{O}$ register outputs are connected to pins, input is executed by performing wired OR between the register output and the pin input. For this reason, to input pin input signal, registers must be set to a state that would not affect the pin input.


Figure 13 Data I/O Timing Chart

Pay attention: When executing an input instruction to output channel, the microcomputer reads unstabilized value causing malfunction of the program.

When executing an input instruction (LAR and LBR) from the data $1 / 0$, pay attention to time allowance after executing an output instruction. At the time, the input sampling pulse is generated during the first half of the instruction cycle.


Applied Pins: $\mathbf{I N T}_{\mathbf{0}}, \mathbf{I N T _ { 1 }}, \mathbf{R}_{\mathbf{0 0}}$ to $\mathbf{R}_{\mathbf{0}} \mathbf{3}$


Figure 14 Configuration of Input Pins
Applied Pins: $\mathbf{R}_{\mathbf{3 0}}$ to $\mathbf{R}_{\mathbf{3 3}}$


Figure 15 Configuration of Output Pins Applied Pins: $D_{0}$ to $D_{13}, D_{14} / X O, D_{15} / X 1, R_{10}$ to $R_{13}, R_{20}$ to $R_{23}$


Figure 16 Configuration of Input/Output Pins

## - TIMER/COUNTER



Figure 17 Timer/Counter Block Diagram

Timer/Counter Block Diagram is shown in Figure 17. 5-bit divider divides the crystal oscillation $(32.768 \mathrm{kHz})$ by 32 and generates clocks of $1,024 \mathrm{~Hz}$ in the crystal oscillation mode. It does not stop in the halt state. Prescaler divides the system clock (instruction frequency) or $1,024 \mathrm{~Hz}$ clock by 64 and generates overflow output pulse of "Instruction frequency/ 64 Hz " or 16 Hz . In the crystal oscillation mode, it does not stop during halt state. The input of the 4 -bit counter is overflow output pulse of the prescaler or a pulse of $\mathrm{INT}_{1}$ pin. Input selection is determined by CF state. Data can be exchanged between the counter and bus by LTI, LTA or LAT instruction. TF is a flip-flop which masks the interrupt of timer/counter.

The timer is operable in 2 modes (timer mode and counter mode) depending on what to count, and the mode is selected by programs.

## - Timer Mode

The 4-bit counter counts prescaler overflow output pulses. One of the following two can be selected as the prescaler count clock by the mask option.

1. System clock (Instruction frequency)
2. $1,024 \mathrm{~Hz}$ clock (Crystal oscillation for timer is selected.) . .

Clock obtained by dividing the crystal oscillation $(32.768 \mathrm{kHz})$ for timer by 32. Crystal oscillator is constructed between D pins of $D_{14}$ and $D_{15}$ :
Note 1) In this case, the overflow output pulses from the prescaler are 16 Hz . These pulses are counted by the 4 -bit counter to generate an interrupt $(16 \mathrm{~Hz}$ to 1 Hz$)$.
Note 2) In this case, the part marked with WIUTS in Figure 17 Timer/Counter does not stop even in halt state. When using "internal halt mode", internal halt state is generated by resetting the register for internal halt mode (D latch: $D_{15}$ ) by an instruction ( $D_{15}=$ " 0 ": internal halt state, $D_{15}=$ " 1 ": operating state), and all the operation stop. In this case, overflow output pulse from the prescaler work as the internal halt releasing signal and set the $D_{15}$ output latch.
By utilizing this function, intermittent operation is possible, that is, program execution for necessary processing (for example, counting for clock function) starts after every $62.5 \mathrm{msec}(16 \mathrm{~Hz})$ and the LSI stops after execution of the program by an instruction which makes the LSI into internal halt state. This reduces the time in which the LSI operates, resulting in power consumption in substance.


Figure 18 Set/Reset Operation Using Crystal Oscillator for Timer

## HITACHI

## - Counter Mode

Counts pulses of $\mathrm{INT}_{1}$ pin.
(Note) The width of INT $_{1}$ pulse in the counter mode must be at least 2-cycle time for both the "High" and "Low" levels.

## - INTERRUPT

There are interrupt caused by the timer/counter or the
inputs. Each interrupt factor has the interrupt request $F / F$ and the request is latched into this flip-flop when it is generated. If an interrupt request can be accepted, the interrupt is generated.

It is controlled by Interrupt Enable F/F (I/E F/F) whether an interrupt can be accepted or not.

Figure 19 shows the interrupt block diagram and Figure 20 shows the interrupt timing chart.


Figure 19 Interrupt Block Diagram

The status is unchanged. (The interrupt is different from general CAL in regard to this matter.)

Stacking of registers is performed by the program. Returning from the interrupt routine is performed in the same way as that from normal subroutine. But it is convenient to use RTNI (Return Interrupt) which sets the I/E simultaneously with RTN.

An interrupt is generated irrespectively of the condition of stack registers, so enough stack registers are needed.

TF, IF0, or IF1 is flip-flop where the set has priority over the reset. It is not reset when the reset instruction is issued simultaneously with OVF of the timer/counter or the leading edge of the input, though the interrupt request is generated and latched into I/RI or I/RT.

The interrupt servicing caused by the interrupt generation is basically the subroutine jump and the jumping location in memory is fixed as:

Interrupt of the timer/counter
Interrupt of the inputs
Page 0 Address 3 F ( $00-3 \mathrm{~F}$ )
In addition,
The saving operation of $\mathrm{PC} \rightarrow \mathrm{ST} 1 \rightarrow \mathrm{ST} 2 \rightarrow \mathrm{ST} 3 \rightarrow \mathrm{ST} 4$.

## I/E reset

## - Interrupt of the Inputs

Two pins $\mathrm{INT}_{0}$ and $\mathrm{INT}_{1}$ have the interrupt request functions. They have the leading pulse generation circuit and the
interrupt mask F/F (IF0, IF1). When IF0 or IF1 is reset, the interrupt request is able to generate interrupt mask release. When $\mathrm{INT}_{0}$ or $\mathrm{INT}_{1}$ changes from " 0 " to " 1 " ("Low" level $\rightarrow$ "High" level), the leading pulse is generated and generates the interrput request. When IFO or IF1 is set, the interrupt is masked.

The interrupt request generated by the leading pulse is latched in the interrupt request $\mathrm{F} / \mathrm{F}$ on the input side (I/RI). If interrupt Enable $F / F(I / E)$ is " 1 ", the interrupt is generated immediately and I/RI is reset. But if Interrupt Enable F/F $(I / E)$ is " 0 ", $I / R I$ is held at " 1 " level until it gets into the Interrupt Enable state.
$\mathrm{IFO}, \mathrm{IF} 1, \mathrm{INT}_{0}$ and $\mathrm{INT}_{1}$ can be tested by the program. Therefore, they can also be used as normal input pins or latch pins of momentary pulse input.

The interrupt pulse width (at both "High" and "Low" levels) should be more than two-cycle.

## - Interrupt of the Timer/Counter

The interrupt request of the timer/counter is latched into the interrupt request $\mathrm{F} / \mathrm{F}$ of the timer (I/RT). Then I/RT operates in the same way as I/RI, but the interrupt of the input has priority over that of the timer. Therefore, the input interrupt is serviced when both I/RI and I/RT are at " 1 " level (interrupt requests are simultaneously generated). During the input interrupt, I/RT remains set. Thus, after the input interrupt, the timer/counter interrupt can be serviced.


Figure 20 Interrupt Timing Chart

## - LIQUID CRYSTAL DISPLAY

- Liquid Crystal Display Circuit

The LCD-III can directly drive the liquid crystal display panel of static, $1 / 2$ duty factor, $1 / 3$ duty factor and $1 / 4$ duty factor.

The LCD-III has 4 common signal pins and 32 segment signal pins. Further, if liquid crystal driver LSI (HD44100H) is connected to the LCD-III, up to 96 segment signal pins can be extended externally. Thus, in addition to the internal 32 pins, total 128 segment signal pins can be driven.


Figure 21 Liquid Crystal Display Circuit Block Diagram

Display is automatically executed by writing segment data into RAM. The RAM reads segment data bit by bit sequentially every one instruction cycle upon receiving address signal from the display counter and the control circuit. Every time common signal is scanned, the RAM reads 128 -segment data ( $\mathrm{SEG}_{1}$ to $\mathrm{SEG}_{128}$ ), which corresponds to common signal selected at the next time. In the HD44790, scan of common signal is executed every 256 -instruction cycle. Therefore, the data which corresponds to 128 -segment is read twice at the same time. And in the HD44795, scan of common signal is executed every 128 instruction cycle. Therefore, 128 -segment data is read. The serial data read is converted to parallel data by the shift register
and latch, converted to LCD drive signal by the liquid crystal driver and the output from a segment pin. 32 -segment ( SEG $_{1}$ to SEG $_{32}$ ) out of 128 -segment serial data is used within the LCD-III, and the rest ( 96 -segment) is output to the liquid crystal driver LSI HD44100H which is connected to the LCDIII and is converted to the LCD drive signal in the HD44100H at the time of designation of with liquid crystal segment output extension. Cycle of the latch clock is 256 -instruction cycle in the HD44790 and 128 -instruction cycle in the HD44795. In the case of dynamic drive, data at the common side changes synchronously with the latch clock. These display operations are all executed regardless of program.


Figure 22 Liquid Crystal Display Circuit Time Chart (To be continued)


Figure 22 Liquid Crystal Display Circuit Time Chart

## Liquid Crystal Display Mode Setting Registers

For selection of the liquid crystal display mode, data I/O registers of R4, R5 and R6 are used.
Table 5 Function of Liquid Crystal Display Mode Setting Registers

| Selection of liquid crystal display duty factor ( $\mathbf{R}_{\mathbf{4 0}}, \mathbf{R}_{\mathbf{4 1}}$ ) | $\mathrm{R}_{41}$ | $\mathrm{R}_{40}$ | Function |
| :---: | :---: | :---: | :---: |
|  | 0 | 0 | Static |
|  | 0 | 1 | 1/2 duty |
|  | 1 | 0 | 1/3 duty |
|  | 1 | 1 | 1/4 duty |
| Designation of with or without liquid crystal segment output extension ( $\mathrm{R}_{42}$ ) | $\mathrm{R}_{42}$ |  | Function |
|  | 0 |  | To be extended (Outputs display data from Channel R1) |
|  | 1 |  | Not to be extended (Channel R1 becomes an ordinary 4-bit data 1/O.) |
| Liquid crystal display blanking signal ( $\mathrm{R}_{60}$ ) | $\mathrm{R}_{60}$ |  | Function |
|  | 0 |  | Outputs RAM data for liquid crystal display as segment signals. |
|  | 1 |  | Segment signals become non-selection status (blanking) regardless of RAM data for liquid crystal display. |
| RAM designation for liquid crystal display ( $\mathrm{R}_{50}, \mathrm{R}_{51}$ ) | $\mathrm{R}_{51}$ | $\mathrm{R}_{50}$ | Function |
|  | Function varies with liquid crystal display duty factor. |  |  |

## (NOTE) Liquid crystal display mode at resetting

Since all bits of registers R4, R5 and R6 are set to " 1 " by the reset function, display mode after resetting becomes as shown below:
Liquid crystal display duty factor: $1 / 4$ duty ( $R_{40}=" 1$ ", $R_{41}=" 1$ ")
Liquid crystal segment output extension: Not extended ( $\mathrm{R}_{42}=$ " 1 ")
Designation of liquid crystal display blanking: Display blanking ( $\mathrm{R}_{60}=" 1 "$ )

## - Relation between Display RAM and Segment Data

In the LCD-III, 4 types of display duty factor (static, $1 / 2$ duty, $1 / 3$ duty, and $1 / 4$ duty) can be selected by programs, and correspondence between RAM bits and segment data changes according to these duty factors.


Figure 23 Relation between RAM for LCD \& Segment Data (Static)

(NOTE) The SEG $_{33}$ to SEG $_{128}$ are extended segments.
Figure 24 Relation between RAM for LCD \& Segment Data (1/2 Duty, 1/2 Bias)


|  | RAM Address |  |  |  |  | RAM |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | X |  |  |  | $Y$ | $2^{3}$ | $2^{2}$ | $2^{\prime}$ | $2^{\circ}$ |
|  | 2 | 0 | 6 | 4 | 0 |  | SEG65 | SEG $_{65}$ | SEG $_{65}$ |
|  |  |  |  |  | 1 |  | SEG $_{66}$ | $\mathbf{S E G}_{68}$ | $\mathrm{SEG}_{86}$ |
|  |  |  |  |  | 2 |  | SEG 87 | SEG 87 | SEG 67 |
|  |  |  |  |  | 3 |  | SEG $_{88}$ | $\mathrm{SEG}_{68}$ | $\mathrm{SEG}_{88}$ |
|  |  |  |  |  | 4 |  | SEG ${ }_{\text {b9 }}$ | SEG ${ }_{69}$ | SEG ${ }_{69}$ |
|  |  |  |  |  | 5 |  | SEG70 | SEG70 | SEG70 |
|  |  |  |  |  | 6 |  | SEG71 | SEG71 | SEG71 |
|  |  |  |  |  | 7 |  | $\mathrm{SEG}_{72}$ | SEG 72 | SEG72 |
|  |  |  |  |  | 8 |  | SEG73 | Steg $_{3}$ | SEG73 |
|  |  |  |  |  | 9 |  | SEG $_{74}$ | SEG74 | SEG74 |
|  |  |  |  |  | 10 |  | SEG75 | SEG75 | SEG75 |
|  |  |  |  |  | 11 |  | SEG78 | SEG78 | SEG78 |
|  |  |  |  |  | 12 |  | SEG77 | SEG 71 | SEG 77 |
|  |  |  |  |  | 13 |  | SEG78 | SEG $_{78}$ | $\mathrm{SEG}_{78}$ |
|  |  |  |  |  | 14 |  | SEG79 | SEG79 | SEG79 |
|  |  |  |  |  | 15 |  | SEGBo | SEG80 | SEG ${ }_{\text {B0 }}$ |
|  | 3 | 1 | 7 | 5 | 0 |  | $\mathrm{SEG}_{81}$ | $\mathrm{SEG}_{81}$ | $\mathbf{S E G}_{\mathbf{8 1}}$ |
|  |  |  |  |  | 1 |  | SEG82 | $\mathrm{SEG}_{82}$ | SEG ${ }_{82}$ |
|  |  |  |  |  | 2 |  | $\mathrm{SEG}_{83}$ | $\mathrm{SEG}_{83}$ | SEG $_{83}$ |
|  |  |  |  |  | 3 |  | SEG ${ }^{4}$ | SEG84 | SEG ${ }_{84}$ |
|  |  |  |  |  | 4 |  | SEG $_{85}$ | $\mathrm{SEG}_{85}$ | SEG85 |
|  |  |  |  |  | 5 |  | SEG88 | SEG $_{88}$ | SEG ${ }_{86}$ |
|  |  |  |  |  | 6 |  | SEG 87 | $\mathrm{SEG}_{87}$ | SEG ${ }_{87}$ |
|  |  |  |  |  | 7 |  | SEG88 | $\mathrm{SEG}_{88}$ | SEG 88 |
|  |  |  |  |  | 8 |  | SEG $_{89}$ | $\mathrm{SEG}_{89}$ | SEG89 |
|  |  |  |  |  | 9 |  | SEG90 | SEG90 | SEG90 |
|  |  |  |  |  | 10 |  | SEG91 | SEG91 | SEG91 |
|  |  |  |  |  | 11 |  | SEG92 | SEG92 | SEG92 |
|  |  |  |  |  | 12 |  | SEG93 | SEG93 | SEG ${ }_{93}$ |
|  |  |  |  |  | 13 |  | SEG94 | SEG94 | SEG94 |
|  |  |  |  |  | 14 |  | SEG95 | SEG95 | SEG95 |
|  |  |  |  |  | 15 |  | SEG98 | SEG96 | SEG98 |
|  | 0 | 2 | 4 | 6 | 0 |  | SEG97 | SEG97 | SEG97 |
|  |  |  |  |  | 1 |  | SEG98 | SEG98 | SEG $_{98}$ |
|  |  |  |  |  | 2 |  | SEG99 | SEG99 | SEG99 |
|  |  |  |  |  | 3 |  | SEG ${ }_{100}$ | SEG ${ }_{100}$ | SEG 100 |
|  |  |  |  |  | 4 |  | SEG ${ }_{101}$ | SEG ${ }_{101}$ | SEG 101 |
|  |  |  |  |  | 5 |  | SEG ${ }_{102}$ | SEG $_{102}$ | SEG ${ }_{102}$ |
|  |  |  |  |  | 6 |  | SEG ${ }_{103}$ | SEG ${ }_{103}$ | SEG 103 |
|  |  |  |  |  | 7 |  | SEG ${ }_{104}$ | SEG ${ }_{104}$ | SEG 104 |
|  |  |  |  |  | 8 |  | SEG ${ }_{105}$ | SEG ${ }_{105}$ | SEG 105 |
|  |  |  |  |  | 9 |  | SEG ${ }_{106}$ | SEG ${ }_{106}$ | SEG ${ }_{108}$ |
|  |  |  |  |  | 10 |  | SEG 107 | SEG 107 | SEG 107 |
|  |  |  |  |  | 11 |  | SEG ${ }^{108}$ | SEG ${ }_{108}$ | SEG ${ }_{108}$ |
|  |  |  |  |  | 12 |  | SEG ${ }_{109}$ | SEG ${ }_{109}$ | SEG 109 |
|  |  |  |  |  | 13 |  | SEG ${ }_{11}$ \| | $\mathrm{SEG}_{11} 10$ | SEG ${ }_{1+1}$ |
|  |  |  |  |  | 14 |  | SEG $_{111}$ | SEG $_{111}$ | SEG ${ }_{111}$ |
|  |  |  |  |  | 15 |  | SEGG12 | $\mathrm{SEG}_{112}$ | SEG $_{112}$ |
|  |  | 3 | 5 | 7 | 0 |  | SEG $_{113}$ | SEG $_{113}$ | $\mathrm{SEG}_{113}$ |
|  |  |  |  |  | 1 |  | SEG $_{114}$ | SEG 114 | SEG ${ }_{114}$ |
|  |  |  |  |  | 2 |  | SEG $_{115}$ | SEG $_{115}$ | SEG ${ }_{115}$ |
|  |  |  |  |  | 3 |  | SEG $_{116}$ | $\mathrm{SEG}_{116}$ | $\mathrm{SEG}_{116}$ |
|  |  |  |  |  | 4 |  | SEG ${ }_{117}$ | $\mathrm{SEG}_{117}$ | SEG 117 |
|  |  |  |  |  | 5 |  | SEG $_{118}$ | SEG $_{118}$ | $\mathbf{S E G}_{118}$ |
|  |  |  |  |  | 6 |  | SEG $_{1 / 9}$ | SEG ${ }_{119}$ | SEG $_{119}$ |
|  | 1 |  |  |  | 7 |  | SEG ${ }_{120}$ | SEG $_{120}$ | SEG ${ }_{120}$ |
|  | 1 |  |  |  | 8 |  | SEG $_{121}$ | SEG ${ }_{121}$ | SEG $_{121}$ |
|  |  |  |  |  | 9 |  | SEG ${ }_{122}$ | SEG $_{122}$ | SEG $_{122}$ |
|  |  |  |  |  | 10 |  | SEG ${ }_{123}$ | SEG $_{123}$ | SEG $_{123}$ |
|  |  |  |  |  | 11 |  | SEG 124 | $\mathrm{SEG}_{124}$ | SEG $_{124}$ |
|  |  |  |  |  | 12 |  | SEG ${ }_{125}$ | SEG $_{125}$ | SEG ${ }_{125}$ |
|  |  |  |  |  | 13 |  | SEG $_{126}$ | $\mathrm{SEG}_{126}$ | SEG $_{126}$ |
|  |  |  |  |  | 14 |  | SEG ${ }_{127}$ | $\mathrm{SEG}_{127}$ | SEG ${ }_{127}$ |
|  |  |  |  |  | 15 |  | SEG ${ }_{128}$ | SEG ${ }_{128}$ | SEG ${ }_{128}$ |
| $\mathrm{R}_{50}$ | 0 | 0 | 1 | 1 |  |  |  |  |  |
| $\mathrm{R}_{51}$ | 0 | 1 | 0 | 1 |  |  | $\mathrm{COM}_{3}$ | $\mathrm{COM}_{2}$ | $\mathrm{COM}_{1}$ |

(NOTE) The $\mathrm{SEG}_{33}$ to $\mathrm{SEG}_{128}$ are extended segments.
Figure 25 Relation between RAM for Liquid Crystal Display and Segment Data (1/3 Duty, 1/3 Bias Drive)

(NOTE) The SEG $_{33}$ to SEG $_{128}$ are extended segments.
Figure 26 Relation between RAM for Liquid Crystal Display and Segment Data (1/4 Duty, 1/3 Bias Drive)

(1/2 duty, $1 / 2$ bias)

(1/3 duty, $1 / 3$ bias)

(1/4 duty, $1 / 3$ bias)
Figure 27 LCD Wiring Samples

## - Extension of Display Function

Number of display digits can be increased by externally connecting an LCD driver LSI HD44100H to the LCD-III.

The HD44100H consists of shift registers and latch and liquid crystal drive circuit. When connected with the LCD-III, the HD44100H is used as a circuit for segment. In the LCD-III, 128 segments display data is sent to the 32 -bit shift register from RAM constantly. When R42 is set to " 0 ", the R1 channel outputs the 32 nd stage output $D$ of the shift register, shift clock $\mathrm{CL}_{2}$, latch clock $\mathrm{CL}_{1}$ and AC signal M . Therefore, up to 96 segment pins of $\mathrm{SEG}_{33}$ to $\mathrm{SEG}_{128}$ can be added by directly connecting the HD44100H.
(High) and its operation starts when the pin is set to " 0 " (Low). Also an automatic reset function (internal reset circuit) that operates when power is turned on is provided.

However, note that in the case of internal reset circuit the rise time of a power supply has a restriction. The LCD-III internal state is set as follows by the reset function:

The program counter is set to Address 3F of Page 31.
IR/I, IR/T, I/E and CF are reset to " 0 ".
IF0, IF1 and TF are set to " 1 ".
All bits of data $\mathrm{I} / \mathrm{O}$ register, discrete $\mathrm{I} / \mathrm{O}$ output latches ( $R 1, R 2, R 3$ and $D_{0}$ to $D_{15}$ ) are set to " 1 ".
Liquid crystal display . . All bits of display mode setting registers (data I/O registers) R4, R5 and R6 are set to " 1 ".
When internal halt mode, RAM data is not retained after reset.

The LCD-III can be reset by setting the reset pin to " 1 "


Figure 28 Power Supply Condition Using the Built-in Reset Circuit

(NOTE) 1. $\mathrm{TRST}_{1}$ includes the time required from the power ON until the operation gets into the constant state.
2. $\mathrm{tRST}_{2}$ is applied when the operation is in the constant state.

Figure 29 Reset Input Condition Using an External Reset Circuit


Figure 30 RESET Timing when Releasing Halt (Ceramic Filter Oscillation)

- HALT FUNCTION

The LCD-III is provided with halt function. The halt function reduces power consumption in the halt state by temporarily stopping all statuses including RAM. When halt is released, operation restarts from the state immediately before the halt.

## (Caution at the halt)

When the LCD-III goes into halt state, segment pins ( $\mathrm{SEG}_{1}$ to $\mathrm{SEG}_{32}$ ) and common pins $\left(\mathrm{COM}_{1}\right.$ to $\mathrm{COM}_{4}$ ) become the same potential and display goes out. However, in order to reduce power consumption during halt, disconnect the voltage applied to liquid crystal power supply $\mathrm{V}_{3}$. Since there are dividing resistors among $\mathrm{V}_{1}, \mathrm{~V}_{2}$, and $\mathrm{V}_{3}$, current of up to $50 \mu \mathrm{~A}$ flows if voltage is applied between $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{3}$ in the same way as normal operation.

The user can select one of the following I/O status at the time of halt based on the "MASK OPTION LIST" when ordering ROM:
i) All I/O statuses are kept as the state immediately before the halt.
ii) All I/O statuses are held in the high impedance state (both PMOS and NMOS are off, and pull-up MOS is off).

There are the following two types of halt:

1) External Halt (Halt state is generated by using $\overline{\text { HLT }}$ pin) All operations stop when the HLT pin is set to the " 0 " level (Low). When the $\overline{\mathrm{HLT}}$ pin is set to the " 1 " level (High), operation restarts from the state immediately before the halt.
2) Internal Halt (Halt state is generated by programs)

The user can select availability of internal halt at ROM ordering based on the "MASK OPTION LIST". When internal halt is selected, timer crystal should be attached externally. Therefore, the $\mathrm{D}_{14} / \mathrm{XO}$ and $\mathrm{D}_{15} / \mathrm{XI}$ pins should not be used as general I/Os, but as XO and XI pins for connecting crystal oscillator.
Resetting of the $D_{15}$ latch by RED instruction generates internal halt state. Overflow signals of the prescaler return the LCD-III from internal halt. 16 Hz overflow signals are output from the prescaler if a crystal oscillator of 32.768 kHz is connected to the $\mathrm{D}_{14} / \mathrm{XO}$ and $\mathrm{D}_{15} / \mathrm{XI}$ pins. When an overflow signal is issued, the $D_{15}$ latch is set to " 1 " from " 0 ", the LCD-III returns from halt state, adds 1 to the timer register, and execution restarts from the instruction next to the RED instruction.
Note that external halt caused by the $\overline{\mathrm{HLT}}$ pin cannot be released by prescaler overflow signals.


Figure 31 Program example in the Internal Halt Mode


Figure 32 Internal Halt Timing Chart

## LCD-III (HD44790, HD44795)



Figure 33 External Halt Timing Chart

## - CRYSTAL OSCILLATION CIRCUIT FOR TIMER

The user can specify whether or not the timer crystal should be externally attached by the "MASK OPTION LIST". By
externally attaching a crystal oscillator of 32.768 kHz to the $\mathrm{D}_{14} / \mathrm{XO}$ and $\mathrm{D}_{15} / \mathrm{KI}$ pins, üseı can set une prescaier clock to $1,024 \mathrm{~Hz}$ and timer interrupt cycle to max. of 1 sec .

This circuit is the example of the typical use. As the oscillation characteristics is not guaranteed, please consider and examine the circuit constants carefully on your application.


$$
\begin{array}{r}
C_{1}=C_{2}=20 p F \pm 10 \% \\
R=10 \mathrm{M} \Omega \pm 10 \% \\
R d=200 \mathrm{k} \Omega \pm 10 \%
\end{array}
$$

## (NOTE)

The crystal oscillator, resistor R, Rd and load capacitor $C_{1}$ and $C_{2}$ should be placed as close as possible to the LCD-III. Induction of external noise to $D_{14} / X O$ and $D_{15} / X 1$ may disturb normal oscillation.

Figure 34 Crystal Oscillator Circuit

| No. | Halt state | With or without timer crystal | $\mathrm{D}_{14}, \mathrm{D}_{15}(\mathrm{XO}, \mathrm{XI})$ | Function |
| :---: | :---: | :---: | :---: | :---: |
| 1 | External halt | Externally attached crystal ( 32.768 kHz ) | Pins for attaching crystal. Cannot be used as general I/O. | Prescaler clock is set to $1,024 \mathrm{~Hz}$ and the overflow signal to 16 Hz . Up to 1 second can be set as the timer interruption cycle. |
| 2 | External halt | (Without crystal) <br> Internal clock of LSI | Used as general I/O | The prescaler clock becomes a typ. of 100 kHz , and the timer interruption cycle can be set to max. of 97.66 Hz . |
| 3 | Internal and external halt | Externally attached crystal ( 32.768 kHz ) | Pins for attaching crystal. Cannot be used as general I/O. | Prescaler clock is set to $1,024 \mathrm{~Hz}$ and the overflow signal to 16 Hz . This signal performs the LCD-III return from internal halt. (Return from external halt is not possible by the prescaler overflow signal.) |

- MASK OPTION

The following type mask option is available.

- I/O Pin Format . . . . . . . . . . Select one of A, B or C

A: Without pull-up MOS
B: With pull-up MOS
C: CMOS output
(Note) External input is not permitted if CMOS output is selected in the case of I/O common pins.

- I/O Status in the Halt State . . . . . Select Enable or Disable

Enable TOutput . . . . Maintained in the status before halt. Pull-up MOS . . . ON
Input . . . Unrelated to halt state
(Since Pull-up MOS is ON, if halt occurs when output is " 0 " (Low) level (NMOS; ON), pull-up MOS current always flows. If input changes, transient current flows through the input circuit. Also, current flows through the input pull-up MOS. These currents are added to standby power supply current (or halt current).)
Disable TOutput . . . NMOS output; OFF
CMOS output; High impedance
(NMOS, PMOS; OFF)
Pull-up MOS . . OFF
Input . . . Input circuit; OFF
(Both input and output become high impedance
state. Since the input circuit is turned off, input change does not lead to flow other than the standby power supply current or halt current.)

## - With or without Externally Attached Timer Crystal

Without timer crystal . . .
The $D_{14}$ and $D_{15}$ can be used as general $I / O$ pins. Select one of $A, B$ or $C$ in the $D_{14} / D_{15}$ column of the $I / O$ format specifications.
With timer crystal . . .
The $D_{14}$ and $D_{15}$ cannot be used as general I/O terminals.
Therefore, leave the $D_{14} / D_{15}$ column in blank.

- With or without Internal Halt

With internal halt . .
When internal halt is specified, the timer crystal must also be specified.
Without internal halt . . .
Without internal halt can be specified regardless of existing the crystal for timer.

## INSTRUCTION

Instructions are listed according to their functions.
Each mnemonic code and function is shown in this table.

| Group | Mnemonic code | Function | Status |
| :---: | :---: | :---: | :---: |
| Register to Register | LAB <br> LBA <br> LAY <br> LASPX <br> LASPY <br> XAMR m | $\begin{aligned} & B \rightarrow A \\ & A \rightarrow B \\ & Y \rightarrow A \\ & S P X \rightarrow A \\ & S P Y \rightarrow A \\ & A \leftrightarrow M R(m) \end{aligned}$ |  |
| R A M Address | LXA <br> LYA <br> LX! : <br> LYI i <br> IY <br> D $Y$ <br> AYY <br> SYY <br> XSPX <br> XSPY <br> XSPXY | $\begin{aligned} & A \rightarrow X \\ & A \rightarrow Y \\ & \vdots \rightarrow X \\ & i \rightarrow Y \\ & Y+1 \rightarrow Y \\ & Y-1 \rightarrow Y \\ & Y+A \rightarrow Y \\ & Y-A \rightarrow Y \\ & X \leftrightarrow S P X \\ & Y \leftrightarrow S P Y \\ & X \leftrightarrow S P X, Y \leftrightarrow S P Y \end{aligned}$ | $\begin{gathered} \text { N Z } \\ \text { NB } \\ \text { C } \\ \text { NB } \end{gathered}$ |
| Register R A M | $\begin{aligned} & \text { LAM }(X Y) \\ & \text { LBM }(X Y) \\ & \text { XMA }(X Y) \\ & X M B(X Y) \\ & \text { LMAIY }(X) \\ & \text { LMADY }(X) \end{aligned}$ | $\begin{aligned} & \hline M \rightarrow A(X Y \leftrightarrow S P X Y) \\ & M \rightarrow B(X Y \leftrightarrow S P X Y) \\ & M \leftrightarrow A(X Y \leftrightarrow S P X Y) \\ & M \leftrightarrow B(X Y \leftrightarrow S P X Y) \\ & A \rightarrow M, Y+1 \rightarrow Y(X \leftrightarrow S P X) \\ & A \rightarrow M, Y-1 \rightarrow Y(X \leftrightarrow S P X) \end{aligned}$ | $\begin{aligned} & \text { N Z } \\ & \text { N B } \end{aligned}$ |
| Immediate | $\begin{array}{lll} \hline \text { LMIIY i } \\ \text { LAI i } \\ \text { LBI i } \\ \hline \end{array}$ | $\begin{array}{lll} \mathrm{i} \rightarrow \mathrm{M}, \quad \mathrm{Y}+1 \rightarrow \mathrm{Y} \\ \mathrm{i} \rightarrow \mathrm{~A} & \\ \mathrm{i} \rightarrow \mathrm{~B} & \\ \hline \end{array}$ | N Z |
| Arithmetic | AI i <br> IB <br> D B <br> AMC <br> SMC <br> AM <br> DAA <br> DAS <br> NEGA <br> COMB <br> SEC <br> REC <br> TC <br> ROTL <br> ROTR <br> OR | $\begin{aligned} & A+i \rightarrow A \\ & B+1 \rightarrow B \\ & B-1 \rightarrow B \\ & M+A+C(F / F) \rightarrow A \\ & M-A-C(F / F) \rightarrow A \\ & M+A \rightarrow A \end{aligned}$ <br> Decimal Adjustment (Addition) <br> Decimal Adjustment (Subtraction) $\begin{aligned} & \bar{A}+1 \rightarrow A \\ & \bar{B} \rightarrow B \\ & 1 \rightarrow C(F / F) \\ & 0 \rightarrow C(F / F) \end{aligned}$ <br> Test C (F/F) <br> Rotation Left <br> Rotation Right <br> $A \cup B \rightarrow A$ | C <br> N Z <br> NB <br> C <br> NB <br> C $C(F / F)$ |

(to be continued)

| Group | Mnemonic code |  | Function | Status |
| :---: | :---: | :---: | :---: | :---: |
| Compare | M NEI | , | $\mathrm{M} \neq \mathrm{i}$ | N Z |
|  | YNEI | i | $Y \neq i$ | N Z |
|  | ANEM |  | $A \neq M$ | N Z |
|  | BNEM |  | $B \neq M$ | N Z |
|  | ALEI | i | $A \leqq i$ | NB |
|  | ALEM |  | $A \leqq M$ | NB |
|  | BLEM |  | $B \leqq M$ | NB |
| RAM bit Manipulation | SEM n |  | $1 \rightarrow M(n)$ |  |
|  | REM | $n$ | $0 \rightarrow M(n)$ |  |
|  | TM | $n$ | Test M ( $n$ ) | $M(n)$ |
| R OM Address | BR <br> CAL <br> LPU | a | Branch on Status 1 | 1 |
|  |  | a | Subroutine Jump on Status 1 | 1 |
|  |  | u | Load Program Counter Upper on Status 1 |  |
|  | $\begin{aligned} & \text { TBR } \\ & \text { R TN } \end{aligned}$ | p | Table Branch |  |
|  |  |  | Return from Subroutine |  |
| Interrupt | SEIE |  | $1 \rightarrow 1 / E$ |  |
|  | SEIFO |  | $1 \rightarrow I F O$ |  |
|  | SEIF1 |  | $1 \rightarrow$ IF 1 |  |
|  | SETF |  | $1 \rightarrow$ T F |  |
|  | SECF |  | $1 \rightarrow C F$ |  |
|  | REIE |  | $0 \rightarrow 1 / E$ |  |
|  | REIFO |  | $0 \rightarrow I F O$ |  |
|  | REIF1 |  | $0 \rightarrow$ IF 1 |  |
|  | RETF |  | $0 \rightarrow T F$ |  |
|  | RECF |  | $0 \rightarrow C F$ |  |
|  | TIO |  | Test IN T0 | INT ${ }_{0}$ |
|  | TII |  | Test INT | $\mathrm{INT}_{1}$ |
|  | TIFO |  | Test IFO | $1 F_{0}$ |
|  | TIF1 |  | Test IF 1 | $1 F_{1}$ |
|  | TTF |  | Test TF | T F |
|  | LTI i |  | $i \rightarrow$ Timer/Counter |  |
|  | LTA |  | A $\rightarrow$ Timer/Counter |  |
|  | LAT |  | Timer/Counter $\rightarrow$ A |  |
|  | RTNI |  | Return Interrupt |  |
| Input/Output (Display Control) | SED |  | $1 \rightarrow \mathrm{D}$ (Y) | D (Y) |
|  | RED |  | $0 \rightarrow \mathrm{D}$ (Y) |  |
|  | T D |  | Test $\mathrm{D}(\mathrm{Y})$ |  |
|  | SEDD | $n$ | $1 \rightarrow \mathrm{D} \quad(\mathrm{n})$ |  |
|  | REDD $n$ |  | $0 \rightarrow D \quad(n)$ |  |
|  | LAR p |  | $R(p) \rightarrow A$ |  |
|  | LBR p |  | $R(p) \rightarrow B$ |  |
|  | LRA p |  | $A \rightarrow R(p)$ |  |
|  | LRB p |  | $B \rightarrow R(p)$ |  |
|  | Pp |  | Pattern Generation |  |
|  | NOP |  | No Operation |  |

(NOTE) 1. (XY) after a mnemonic code has four meanings as follows.

> Mnemonic only Instruction execution only

Mnemonic with $X \quad$ Instruction execution, $X \leftrightarrow$ SPX
Mnemonic with $Y \quad$ Instruction execution, $Y \leftrightarrow$ SPY
Mnemonic with $X Y \quad$ Instruction execution, $X \leftrightarrow S P X, Y \leftrightarrow S P Y$
[Example] LAM $\quad M \rightarrow A$
$\begin{array}{ll}\text { LAMX } & M \rightarrow A, X \leftrightarrow S P X \\ \text { LAMY } & M \rightarrow A \leftrightarrow S P Y\end{array}$
LAMXY $\quad M \rightarrow A, X \leftrightarrow S P Y, Y \leftrightarrow S P Y$
2. Status column shows the factor which affects status by the instruction of status change.

NZ .......... ALU Not Zeto
C ........... ALU Overflow in Addition/Carry
NB .......... ALU Overflow in Subtraction/No Borrow
except above .... Content of status column affects status directly.
3. Carry flip-flop is not always affected by executing the instruction which affects the Status. Instructions which affect Carry flip-flop are eight as follows.

| AMC | SEC |
| :--- | :--- |
| SMC | REC |
| DAA | ROTL |
| DAS | ROTR |

4. All instructions except for $P$ are executed in single cycle.


## LCD-III Mask Option List

| $\square$ | 5 V Operation |
| :---: | :---: |
| $\square$ | 3 V Operation |

* Mark " $V$ " in " $\square$ " for the selected spec.

| Date |  |
| :--- | :--- |
| Customer |  |
| Dept. |  |
| Name |  |
| ROM CODE ID |  |
| LSI Type Name <br> lentered by Hitachi) |  |

(1) I/O Option

| Pin Name | 1/0 | 1/O Option |  |  | Remarks | Pin Name | 1/0 | 1/O Option |  |  | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A | B | C |  |  |  | A | B | C |  |
| Do | 1/0 |  |  |  |  | Roo | 1 |  |  |  |  |
| D1 | 1/0 |  |  |  |  | Ro1 | 1 |  |  |  |  |
| $\mathrm{D}_{2}$ | 1/0 |  |  |  |  | $\mathrm{R}_{02}$ | 1 |  |  |  |  |
| $\mathrm{D}_{3}$ | 1/0 |  |  |  |  | Ros | 1 |  |  | - |  |
| D4 | 1/0 |  |  |  |  | $\mathrm{R}_{10}$ | 1/0 |  |  |  |  |
| Ds | 1/0 |  |  |  |  | $\mathrm{R}_{11}$ | 1/0 |  |  |  |  |
| D6 | 1/0 |  |  |  |  | $\mathrm{R}_{12}$ | 1/0 |  |  |  |  |
| $\mathrm{D}_{7}$ | 1/0 |  |  |  |  | $\mathrm{R}_{13}$ | 1/0 |  |  |  |  |
| Ds | 1/0 |  |  |  |  | $\mathrm{R}_{20}$ | 1/0 |  |  |  |  |
| D9 | 1/0 |  |  |  |  | $\mathrm{R}_{21}$ | 1/0 |  |  |  |  |
| D10 | 1/0 |  |  |  |  | $\mathrm{R}_{22}$ | 1/0 |  |  |  |  |
| D11 | 1/0 |  |  |  |  | $\mathrm{R}_{23}$ | 1/0 |  |  |  |  |
| D12 | 1/0 |  |  |  |  | R30 | 0 |  |  |  |  |
| D13 | 1/0 |  |  |  |  | R 31 | 0 |  |  |  |  |
| D14 | 1/0 |  |  |  |  | R32 | 0 |  |  |  |  |
| D15 | 1/0 |  |  |  |  | R33 | 0 |  | - |  |  |
| INT0 | 1 |  |  |  |  |  |  |  |  |  |  |
| INT ${ }_{1}$ | 1 |  |  |  |  |  |  |  |  |  |  |

"Specify the I/O composition with a mark of " O " in the applicable composition column.
A: No pull up MOS B: With pull up MOS C: CMOS Output
(2) Other Options

| I/O State at Halt Mode | $\square$ Enable | $\square$ Disable |
| :--- | :--- | :--- |
| External Crystal for Timer <br> $\square$$\square$ NK : MX-38T <br> $\square$ Kyocera : KF-38G | $\square$ Yes <br> $\sum_{14}$ and $D_{15}$ become XO and XI. <br> $D_{0}$ not enter anything in I/O option <br> column of $D_{14}$ and $D_{15}$. | $\square$ No |
| Internal Halt | $\square$ Yes <br> $\left[\begin{array}{l}\text { When selecting Crystal for Timer } \\ \text { and Oscillator except ceramic filter. }\end{array}\right.$ |  |

红Mark " $V$ " in " $\square$ " for the selected spec.

## Check List of Application

[A] Oscillation (for System Clock)

| CPG | 5 V Operation | 3 V Operation |
| :--- | :--- | :--- |
| Resistor | $\square R_{f}=110 \mathrm{k} \Omega \pm 2 \%$ | $\square R_{f}=200 \mathrm{k} \Omega \pm 2 \%$ |
| Ceramic Filter | $\square$ MURATA $:$ CSB400P |  |
| External Clock | $\square \mathrm{fcp}=40 \mathrm{k}$ to 400 kHz | $\square \mathrm{fcp}=40 \mathrm{k}$ to 220 kHz |

MMark " $V$ " in " $\square$ " for the selected oscillation.
[B] Halt Function (Only when Ceramic Filter is selected in [A].)

|  | Using Ceramic Filter |
| :--- | :--- |
| External <br> Halt Mode | $\square$ Not used |
|  | $\square$ Used (Recovery with Reset) |

\& Mark "V" in " $\square$ " for the selected spec.

## LCD—IV(HD613901)

## Description

The LCD-IV is the CMOS 4-bit single chip microcomputer which contains ROM, RAM, I/O, Timer/Event Counter and Control Circuit, Direct Drive Circuit for LCD on single chip. The LCD-IV is designed to drive LCD directly and perform efficient controller function as well as arithmetic function for both binary and BCD data. With the on-chip crystal oscillator for timer, the clock function is easily realized. The CMOS technology of the LCD-IV provides the flexibility of microcomputers for battery powered and battery back-up applications in combination with low power consuming LCD.

## FEATURES

- 4-bit Architecture
- 4,096 Words of Program ROM (10 bits/Word)
- 256 Digits of Data RAM and Display Data RAM (4 bits/ Digit)
- Control Circuit and Direct Drive Circuit for LCD

4 Commons (Duty Ratio; Static, 1/2, 1/3, 1/4)
32 Segments (Externally expandable up to 96 Segments using external Drivers HD44100Hs)

- 32 I/O Lines and 2 External Interrupt Lines
- Timer/Event Counter
- All Instructions except One Instruction; Single Word and Single Cycle
- BCD Arithmetic Instructions
- Pattern Generation Instruction
- Table Look Up Capability -
- Powerful Interrupt Function

3 Interrupt Sources

- 2 External Interrupt Lines

L Timer/Event Counter
Multiple Interrupt Capability

- Bit Manipulation Instructions for Both RAM and I/O
- Option of I/O Configuration Selectable on Each Pin; Pull Up MOS or CMOS or Open Drain
- Built-in Oscillator for System Clock (Resistor or Ceramic Filter)
- Built-in Crystal Oscillator for Timer
- Low Operating Power Dissipation
- Stand-by Mode (Halt Mode)
- 2 Versions; - $V_{C C}=5 \mathrm{~V} \pm 10 \%, 5 \mu \mathrm{~s}$ Instruction Cycle Time
- $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, 20 \mu \mathrm{~s}$ Instruction Cycle Time


## PROGRAM DEVELOPMENT SUPPORT TOOLS

- Cross assembler and simulator software for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PC



## - PIN ARRANGEMENT



(Top View)


- ELECTRICAL CHARACTERISTICS (Vcc = 5V $\pm \mathbf{1 0 \%}$ )
- ABSOLUTE MAXIMUM RATINGS

| Item | Symbol | Value | Unit | Note |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{cc}}$ | -0.3 to +7.0 | V |  |
| Pin Voltage | $\mathrm{V}_{\mathrm{T}}$ | -0.3 to $\mathrm{Vcc}_{\mathrm{cc}}+0.3$ | V |  |
| Maximum Total Output Current (1) | $-\Sigma \mathrm{loq}_{\mathrm{o}}$ | 25 | mA | (Note 3) |
| Maximum Total Output Current (2) | $\Sigma \mathrm{l}_{\mathrm{O2}}$ | 25 | mA | (Note 3) |
| Operating Temperature | $\mathrm{T}_{\mathrm{opr}}$ | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $\mathrm{T}_{\mathrm{stg}}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

 of "ELECTRICAL CHARACTERISTICS-1,-2". If these conditions are exceeded, it could be cause of malfunction of LSI and affects reliability of LSI.
2. All voltages are with respect to GND.
3. Maximum Total Output Current is the total sum of output currents which can flow out or in simultaneously.
4. Power supply condition $\mathrm{V}_{\mathrm{C}} \geqq \mathrm{V} 1 \geqq \mathrm{~V} 2 \geqq \mathrm{~V} 3 \geqq G N D$ should be maintained.

## LCD-IV (HD613901)

- ELECTRICAL CHARACTERISTICS - $1\left(\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-20\right.$ to $+75^{\circ} \mathrm{C}$ )

| Item | Symbol | Test Conditions | Value |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |  |
| Input "Low" Voltage | $V_{\text {IL }}$ |  | -0.3 | - | 1.0 | V |  |
| Input "High" Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | $\mathrm{V}_{\text {cc }}-1.0$ | - | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | (12) |
| Output "Low" Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{lOL}=1.6 \mathrm{~mA}$ | - | - | 0.8 | V |  |
| Output "High" Voltage (1) | $\mathrm{V}_{\mathrm{OH} 1}$ | $-\mathrm{l}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ | 2.4 | - | - | V | (1) |
| Output "High" Voltage (2) | $\mathrm{V}_{\mathrm{OH} 2}$ | $-\mathrm{l}_{\mathrm{OH}}=0.01 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{cc}}-0.3$ | - | - | V | (2) |
| Driver Voltage Descending (COM) | $V_{\text {d } 1}$ | $\mathrm{Id}=0.05 \mathrm{~mA}, \mathrm{~V}_{\mathrm{LCD}}=5 \mathrm{~V}$ | - | - | 0.4 | V | (16) |
| Driver Voltage Descending (SEG) | $V_{\text {d2 }}$ | $1 \mathrm{~d}=0.01 \mathrm{~mA}, \mathrm{~V}_{\mathrm{LCD}}=5 \mathrm{~V}$ | - | - | 0.4 | V | (16) |
| Dividing Resistor of LCD Power Supply | Rwell |  | 25 | - | 300 | k $\Omega$ |  |
| Interrupt Input Hold Time | IINT |  | $2 \cdot T_{\text {inst }}$ | - | - | $\mu \mathrm{s}$ | (14) |
| Output "High" Current | loH | $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{CC}}$ | - | - | 4 | $\mu \mathrm{A}$ | (3) |
| Input Leakage Current | ILL | $\mathrm{V}_{\text {in }}=0$ to $\mathrm{V}_{\text {cC }}$ | - | - | 2 | $\mu \mathrm{A}$ | (4), (12) |
| Pull up MOS Current | $-1 p$ | $V_{C C}=5 \mathrm{~V}$ | 45 | - | 250 | $\mu \mathrm{A}$ |  |
| Supply Current (1) | ICC 1 | $V_{\text {in }}=V_{c c}, V_{c c}=5 V$ <br> Ceramic Filter Oscillation $\left(f_{\text {osc }}=800 \mathrm{kHz}\right)$ | - | - | 3 | mA | (5) |
|  |  | $\begin{aligned} & \hline \mathrm{V}_{\text {in }}=\mathrm{VCc}_{\mathrm{cc}} \text { Vcc }=5 \mathrm{~V} \\ & \text { Ceramic Filter Oscillation } \\ & \left(\mathrm{f}_{\text {osc }}=400 \mathrm{kHz}\right) \\ & \hline \end{aligned}$ | - | - | 1.5 | mA | (5) |
| Supply Current (2) | ICC2 | $\begin{aligned} & \mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{cc}}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & R_{\mathrm{f}} \text { Oscillation } \\ & \left(\mathrm{f}_{\text {osc }}=800 \mathrm{kHz}\right) \\ & \text { External Clock Operation } \\ & \left(\mathrm{f}_{\mathrm{cp}}=800 \mathrm{kHz}\right) \\ & \hline \end{aligned}$ | - | - | 2 | mA | (5) |
|  |  | $V_{i n}=V_{c c}, V_{c c}=5 V$ <br> $R_{f}$ Oscillation ( $f_{o s c}=400 \mathrm{kHz}$ ) <br> External Clock Oscillation $\left(f_{\mathrm{cp}}=400 \mathrm{kHz}\right)$ | - | - | 1 | mA | (5) |
| Standby 1/O Leakage Current | ILS | $\overline{\mathrm{HLT}}=1.0 \mathrm{~V}, \mathrm{~V}_{\text {in }}=0$ to $\mathrm{V}_{\text {cC }}$ | - | - | 1.0 | $\mu \mathrm{A}$ | (6), (12) |
| Standby Supply Current (1) | ICCS 1 | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {cc }}, \overline{\mathrm{HLT}}=0.2 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ | (15) |
| Standby Supply Current (2) | ICCs2 | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {cc }}, \overline{\mathrm{HLT}}=0.2 \mathrm{~V}$ | - | 50* | 120 | $\mu \mathrm{A}$ | (7) |
| LCD Display Voltage | VLCD | $\mathrm{V}_{\mathrm{cc}}-\mathrm{V}_{3}$ | 2.5 | - | Vcc | V | (11) |
| Frame Frequency of LCD Drive | $\mathrm{f}_{\mathrm{F}}$ | $\begin{aligned} & n=1 \text { (static) } \\ & n=2(1 / 2 \text { Duty) } \\ & n=3(1 / 3 \text { Duty) } \\ & n=4 \text { (1/4 Duty) } \end{aligned}$ | $n x$ |  |  | Hz | (13) |

External Clock Operation; System Clock

| External Clock Frequency | ${ }_{\text {f }}$ |  | 130 | - | 1,000 | kHz | (8), (13) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| External Clock Duty | Duty |  | 45 | - | 55 | \% | (8) |
| External Clock Rise Time | trep |  | 0 | - | 0.2 | $\mu \mathrm{s}$ | (8) |
| External Clock Fall Time | $\mathrm{t}_{\text {fcp }}$ |  | 0 | - | 0.2 | $\mu \mathrm{s}$ | (8) |
| Instruction Cycle Time | Tinst | $\mathrm{T}_{\text {inst }}=4 / \mathrm{fcp}$ | 4.0 | - | 30.7 | $\mu \mathrm{s}$ | (8) |

Internal Clock Operation ( $\mathrm{R}_{\mathrm{f}}$ Oscillation); System Clock

| Clock Oscillation Frequency | $\mathrm{f}_{\text {osc }}$ | $\mathrm{R}_{\mathrm{f}}=62 \mathrm{k} \Omega \pm 2 \%$ | 600 | - | 1,000 | kHz | (9) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Cycle Time | Tinst | $\mathrm{T}_{\text {inst }}=4 / \mathrm{fosc}_{\text {ce }}$ | 4.0 | - | 6.7 | $\mu \mathrm{s}$ | (9) |


| Internal Clock Operation (Ceramic Filter Oscillation); System Clock |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Oscillation Frequency | ${ }_{\text {fosc }}$ | Ceramic Filter | 784 | - | 816 | kHz | (10) |
| Instruction Cycle Time | Tinst | $\mathrm{T}_{\text {inst }}=4 / \mathrm{f}_{\text {osc }}$ | 4.9 | - | 5.1 | $\mu \mathrm{s}$ | (10) |

[^14]
## (0) HITACHI

- ELECTRICAL CHARACTERISTICS - $2\left(\mathbf{T a}=\mathbf{- 2 0}\right.$ to $\left.+75^{\circ} \mathrm{C}\right)$

| Item | Symbol | Test Conditions | Value |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | max |  |  |
| Halt Duration Voltage | VDH | $\overline{\mathrm{HLT}}=0.2 \mathrm{~V}$ | 2.3 | - | V | (17) |
| Halt Current | IDH | $\begin{aligned} & V_{\text {in }}=V_{C C}, \overline{H L T}=0.2 \mathrm{~V}, \\ & V_{D H}=2.3 \mathrm{~V} \end{aligned}$ | - | 4.0 | $\mu \mathrm{A}$ | $\begin{aligned} & \hline(17), \\ & (19) \\ & \hline \end{aligned}$ |
| Halt Delay Time | thD |  | 100 | - | $\mu \mathrm{s}$ | (17) |
| Operation Recovery Time | tra |  | 100 | - | $\mu \mathrm{s}$ | (17) |
| $\overline{\text { HLT }}$ Fall Time | tf HLT |  | - | 1000 | $\mu \mathrm{s}$ | (17) |
| HLT Rise Time | tr HLT |  | - | 1000 | $\mu \mathrm{s}$ | (17) |
| HLT "Low" Hold Time | thLT |  | 400 | - | $\mu \mathrm{s}$ | (17) |
| HLT "High" Hold Time | tOPR | $\mathbf{R}_{\mathbf{f}}$ Oscillation, External Clock Operation | 100 | - | $\mu \mathrm{s}$ | (17) |
|  |  | Ceramic Fiiter Ûsciilatıon | 4000 | - |  |  |
| RESET Pulse Width (1) | trsti | Rf Oscillation, External Clock Operation | 1 | - | ms | (18) |
|  |  | Ceramic Filter Oscillation | 4 | - |  |  |
| RESET Pulse Width (2) | trst2 | $\begin{aligned} & \text { External Reset, } \overline{\mathrm{HLT}}=\mathrm{V}_{\mathrm{CC}} \text {, } \\ & \mathrm{V}_{\mathrm{CC}}=4.5 \text { to } 5.5 \mathrm{~V} \end{aligned}$ | 2. Tinst | - | $\mu \mathrm{s}$ | (18) |
| RESET Rise Time | tr RST | External Reset, HLT $=$ Vcc, Vcc $=4.5$ to 5.5 V | - | 100 | $\mu \mathrm{s}$ | (18) |
| RESET Fall Time | tfRST | $\begin{aligned} & \text { External Reset, } \overline{\mathrm{HLT}}=\mathrm{Vcc} \\ & \mathrm{VCC}=4.5 \text { to } 5.5 \mathrm{~V} \end{aligned}$ | - | 100 | $\mu \mathrm{s}$ | (18) |
| INT ${ }_{0}, \mathrm{INT}_{1}$ Rise Time | trint |  | - | 50 | $\mu \mathrm{s}$ | (14) |
| $\mathrm{INT}_{0}, \mathrm{INT}_{1}$ Fall Time | $t_{\text {fint }}$ |  | - | 50 | $\mu \mathrm{s}$ | (14) |

(NOTE) 1. Applied to PMOS load of CMOS output pins and CMOS I/O common pins among D and $R$ pins.
2. Applied to CMOS output pins, CMOS I/O common pins, input pins with pull up MOS, and I/O common pins with pull up MOS among $D$ and $R$ pins.
3. Applied to open-drain output pins and open-drain I/O common pins among $D$ and $R$ pins.
4. Pull up MOS current is excluded.
5. Applied to the supply current when the LCD-IV is in the reset state and the crystal oscillation for timer doesn't operate. (Current that flows in the input/output circuit and in the power supply circuit for LCD-is excluded). Test Conditions: RESET, HLT, TEST $=$ VCC (Reset State)

INT $, I N T_{1}, R_{00}$ to $R_{33}, D_{0}$ to $D_{13}=V_{C C}$
$D_{14} / X O, D_{15} / X 1$ (Crystal oscillation for timer is not selected).
$V_{1}, V_{2}, V_{3}=V_{C C} \quad D_{14} / X O=D_{15} / X I=V_{C C}$ (Cen, $D_{15} / X I=V_{C C}$ (Crystal oscillation for timer is selected) $V_{1}, V_{2}, V_{3}=V C C$
$C_{1} M_{1}$ to COM $_{4}, S E G_{1}$ to $S_{14} / X O=$ Open
When the crystal oscillation for timer operates, the standby supply current (2) Iccs2 flows in addition to IcC1 or Icc2. When the LCD-IV is installed in the user's system, and in operation current increases according to the external circuitry and devices. Those are connected to the LCD-IV. User should design the power supply in consideration of this point (The difference between the measured current in the above reset state and that measured in the operational state in the user's system is the increased part of the supply current).
6. Standby I/O leakage current is the leakage current of I/O pins in the "Halt" and "Disable" state.
7. Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded. The standby supply current (2) is the supply current at $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%$ in "Halt" state in the case that the crystal oscillation for timer is selected (only the crystal oscillator for timer, 5 -bit divider and 6-bit prescaler are in operation).
8. Applied to external clock operation (system clock).


$$
\text { Duty }=\frac{T_{1}}{T_{h}+T_{1}} \times 100 \%
$$

9. Applied to internal clock operation using resistor $\mathbf{R}_{\mathrm{f}}$. (system clock)


Wiring of $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ pins should be as short as possible because the oscillation frequency is modified by capacitance of these pins.
10. Applied to internal clock operation using ceramic filter. (system clock)
11. Power supply condition $V_{C C} \geqq V_{1} \geqq V_{2} \geq V_{3} \geqq G N D$ should be maintained

Applied to input pins, I/O common pins among $D$ and $R$ pins, and RESET, $H L T, O S C_{1}, I N T_{0}, I N T_{1}$ pins.
13. Lower limit of operation frequency is determined by liquid crystal display duty. Flutter occurs on liquid crystal display if frame frequency is under 32 Hz . Therefore operation frequency should be determined to prevent that frame frequency becomes under 32 Hz .
The following shows the relation between liquid crystal display frame frequency and operation frequency.

14. INT $T_{0}$ and $I N T_{1}$ inputs must be retained for two or more instruction cycle time at both "High" and "Low" levels.

15. Power supply circuit for LCD is excluded. The standby supply current (1) is the supply at $V_{C C}=5 \mathrm{~V} \pm 10 \%$ in "Halt" state in the case that the crystal oscillation for timer is not selected. The supply current when supply voltage falls to the Halt Duration Voltage is called "Halt Current" (IDH). (shown in ELECTRICAL CHARACTERISTICS-2)
16. The voltage that drops between the power supply pins $\left(V_{\propto}, V_{1}, V_{2}, V_{3}\right)$ and each common or segment output pin. 17. External Halt Timing Chart

18. RESET Input Condition


- tRST, includes the time that required from the power ON until the operation gets into the constant state.
- tRST ${ }_{2}$ is applied when the operation is in the constant state.

Reset circuit at power on is not installed. Simple reset circuit at power on is the following.

19. The supply current at $\mathrm{VCC}_{\mathrm{CC}}=\mathrm{VDH}_{\mathrm{DH}}=2.3 \mathrm{~V}$ in "Halt" state; in the case that the crystal oscillation for timer is not selected. Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded.

- ELECTRICAL CHARACTERISTICS (VCC = 2.5 to 5.5V)
- ABSOLUTE MAXImUM RATINGS

| Item | Symbol | Value | Unit | Note |
| :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | Vcc | -0.3 to +7.0 | V |  |
| Pin Voltage | $V_{T 1}$ | -0.3 to Vcc +0.3 | $\checkmark$ |  |
| Maximum Total Output Current (1) | - Slo1 | 25 | mA | (Note 3) |
| Maximum Total Output Current (2) | Elo2 | 25 | mA | (Note 3) |
| Operating Temperature | Topr | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

(NOTE) 1. Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under the conditions of "ELECTRICAL CHARACTERISTICS-1, -2." If these conditions are exceeded, it could be cause of malfunction of LSI and affects reliability of LSI.
2. All voltages are with respect to GND.
3. Maximum Total Output Current is the total sum of output currents which can flow out or in simultaneously.
4. Power supply condition $\mathrm{V}_{\mathrm{C}} \geqq \mathrm{V} 1 \geqq \mathrm{~V} 2 \geqq \mathrm{~V} 3 \geqq \mathrm{GND}$ should be maintained.

- ELECTRICAL CHARACTERISTICS - 1 ( $\mathrm{V}_{\mathrm{CC}}=2.5$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathbf{- 2 0}$ to $\left.+75^{\circ} \mathrm{C}\right)$

| Item | Symbol | Test Conditions | Value |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | max |  |  |
| Input "Low" Voltage | $V_{\text {IL }}$ |  | -0.3 | $0.15 . \mathrm{V}_{\text {cc }}$ | V |  |
| Input "High" Voltage | $\mathrm{V}_{\text {IH }}$ |  | $0.85 \cdot \mathrm{~V}_{\text {cc }}$ | $\mathrm{V}_{\mathrm{Cc}}+0.3$ | V | (11) |
| Output "Low" Voltage | Vol | $1 \mathrm{OL}=0.4 \mathrm{~mA}$ | - | 0.4 | V |  |
| Output "High" Voltage (1) | V OH1 | $-\mathrm{IOH}=0.08 \mathrm{~mA}$ | $\mathrm{Vcc}-0.5$ | - | V | (1) |
| Output "High" Voltage (2) | VOH 2 | $-\mathrm{IOH}=0.01 \mathrm{~mA}$ | Vcc-0.4 | - | V | (2) |
| Driver Voltage Descending (COM) | $\mathrm{V} \mathrm{d}_{1}$ | $1 \mathrm{~d}=0.05 \mathrm{~mA}$ | - | 0.5 | V | (15) |
| Driver Voltage Descending (SEG) | Vd 2 | $1 \mathrm{~d}=0.01 \mathrm{~mA}$ | - | 0.5 | V | (15) |
| Dividing Resistor of LCD Power Supply | Rwell |  | 25 | 300 | k $\Omega$ |  |
| Interrupt Input Hold Time | tint |  | $2 \cdot{ }_{\text {T }}^{\text {inst }}$ | - | $\mu \mathrm{s}$ | (13) |
| Output "High" Current | IOH | $\mathrm{VOH}_{\text {O }}=\mathrm{V}_{\text {cc }}$ | - | 4 | $\mu \mathrm{A}$ | (3) |
| Input Leakage Current | IIL | $\mathrm{V}_{\text {in }}=0$ to $\mathrm{V}_{\text {cc }}$ | - | 2 | $\mu \mathrm{A}$ | (4). (11) |
| Pull up MOS Current | -Ip | $\mathrm{Vcc}=3 \mathrm{~V}$ | 10 | 100 | $\mu \mathrm{A}$ |  |
| Supply Current | Icc | $V_{\text {in }}=V_{c c}, V_{c c}=3 V$ <br> $\mathrm{R}_{\mathrm{f}}$ Oscillation $\left(f_{\text {osc }}=200 \mathrm{kHz}\right)$ <br> External Clock Operation $\left(f_{c p}=200 \mathrm{kHz}\right)$ | - | 0.3 | mA | (5) |
| Standby 1/O Leakage Current | ILS | $\overline{\mathrm{HLT}}=0.5 \mathrm{~V}, \mathrm{~V}$ in $=0$ to Vcc | - | 1 | $\mu \mathrm{A}$ | (6), (11) |
| Standby Supply Current (1) | ICCs1 | $\begin{aligned} & \mathrm{Vin}=\mathrm{Vcc}, \overline{\mathrm{HLT}}=0.1 \mathrm{~V}, \\ & V_{c c}=2.5 \text { to } 3.5 \mathrm{~V} \end{aligned}$ | - | 6 | $\mu \mathrm{A}$ | (14) |
| Standby Supply Current (2) | ICCS2 | $\begin{aligned} & \mathrm{Vin}=\mathrm{VCc}, \overline{\mathrm{HLT}}=0.1 \mathrm{~V}, \\ & V_{C C}=3.0 \mathrm{~V} \end{aligned}$ | - | 21 | $\mu \mathrm{A}$ | (7) |
| LCD Display Voltage | $\mathrm{V}_{\text {LCD }}$ | $\mathrm{VCC}_{\mathrm{Cl}} \mathrm{V}_{3}$ | 2.5 | Vcc | V | (10) |
| Frame Frequency of LCD Drive | ${ }^{\text {f }}$ | $\begin{aligned} & n=1 \text { (static) } \\ & n=2(1 / 2 \text { Duty) } \\ & n=3(1 / 3 \text { Duty }) \\ & n=4(1 / 4 \text { Duty }) \end{aligned}$ | $256 x$ | $\times \mathrm{T}_{\text {inst }}$ | Hz | (12) |


| External Clock Operation; System Clock |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 130 |  |  |  |
| External Clock Duty | Duty |  |  | 45 | 55 | \% | (8) |
| External Clock Rise Time | trcp |  |  | 0 | 0.2 | $\mu \mathrm{s}$ | (8) |
| External Clock Fall Time | tfap |  |  | 0 | 0.2 | $\mu \mathrm{s}$ | (8) |
| Instruction Cycle Time | Tinst | $\mathrm{T}_{\text {inst }}=4 / \mathrm{f}_{\mathrm{cp}}$ |  | 13.3 | 30.7 | $\mu \mathrm{s}$ | (8) |
| Internal Clock Operation (Rf Oscillation); System Clock |  |  |  |  |  |  |  |
| Clock Oscillation Frequency | fosc | $\mathrm{R}_{\mathrm{f}}=270 \mathrm{k} \Omega \pm 2 \%$ | $\mathrm{VCc}^{-}=2.5$ to $\overline{3} .5 \overline{\mathrm{~V}}$ | $\overline{130}$ | 270 | kHz | (9) |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}=2.5$ to 5.5 V | 130 | 300 |  |  |
| Instruction Cycle Time | Tinst | $\mathrm{T}_{\text {inst }}=4 / \mathrm{f}_{\text {osc }}$ | $V \mathrm{Cc}=2.5$ to 3.5 V | 14.8 | 30.7 | $\mu \mathrm{s}$ | (9) |
|  |  |  | Vcc $=2.5$ to 5.5 V | 13.3 | 30.7 |  |  |
| Clock Oscillation Frequency | $\mathrm{f}_{\text {osc }}$ | $\mathrm{R}_{\mathrm{f}}=62 \mathrm{k} \Omega \pm 2 \%$ | $\mathrm{V}_{C C}=4.5$ to 5.5 V | 600 | 1000 | kHz | (9) |
|  |  |  | $\mathrm{V}_{C C}=2.5$ to 5.5 V | 420 | 1000 |  |  |
| Instruction Cycle Time | Tinst | $\mathrm{T}_{\text {inst }}=4 / \mathrm{fosc}_{\text {os }}$ | $V_{C C}=4.5$ to 5.5 V | 4.0 | 6.7 | $\mu \mathrm{s}$ | (9) |
|  |  |  | $\mathrm{V}_{C C}=2.5$ to 5.5 V | 4.0 | 9.5 |  |  |

(NOTE) All voltages are with respect to GND.

- ELECTRICAL CHARACTERISTICS-2 ( $\mathbf{T a}=\mathbf{- 2 0}$ to $+\mathbf{7 5} 5^{\circ} \mathbf{C}$ )

| Item | Symbol | Test Conditions | Value |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | max |  |  |
| Halt Duration Voltage | V ${ }_{\text {DH }}$ | $\overline{\mathrm{HLT}}=0.2 \mathrm{~V}$ | 2.3 | - | V | (16) |
| Halt Current | IDH | $\mathrm{V}_{\text {in }}=\mathrm{Vcc}, \mathrm{HLT}=0.2 \mathrm{~V}, \mathrm{VDH}=2.3 \mathrm{~V}$ | - | 4.0 | $\mu \mathrm{A}$ | (16), (18) |
| Halt Delay Time | tho |  | 100 | - | $\mu \mathrm{s}$ | (16) |
| Operation Recovery Time | trc |  | 100 | - | $\mu \mathrm{s}$ | (16) |
| HLT Fall Time | $\mathrm{t}_{\text {f }} \mathrm{HLT}$ |  | - | 1000 | $\mu \mathrm{s}$ | (16) |
| HLT Rise Time | trilt |  | - | 1000 | $\mu \mathrm{s}$ | (16) |
| HLT "Low" Hold Time | thit |  | 400 | - | $\mu \mathrm{s}$ | (16) |
| HLT "High" Hold Time | tOPR |  | 100 | - | $\mu \mathrm{s}$ | (16) |
| RESET Pulse Width (1) | trst 1 | External Reset, $\overline{\mathrm{HLT}}=\mathrm{V}_{\text {cc }}$ | 1 | - | ms | (17) |
| RESET Pulse Width (2) | trst2 | External Reset, $\overline{\mathrm{HLT}}=\mathrm{V}_{\mathbf{c c}}$. <br> $\mathrm{V} \mathrm{cc}=2.5 \mathrm{~V}$ to 5.5 V | 2-Tinst | - | $\mu \mathrm{s}$ | (17) |
| RESET Rise Time | trRST | $\begin{aligned} & \text { External Reset, HLT }=\mathrm{VCC} \\ & \mathrm{VCC}=2.5 \text { to } 5.5 \mathrm{~V} \end{aligned}$ | - | 100 | $\mu \mathrm{s}$ | (17) |
| RESET Fall Time | tfRST | $\begin{aligned} & \text { External Reset, } \overline{\mathrm{HLT}}=\mathrm{V} \mathrm{Cc} \\ & \mathrm{~V} c \mathrm{C}=2.5 \text { to } 5.5 \mathrm{~V} \end{aligned}$ | - | 100 | $\mu \mathrm{s}$ | (17) |
| INT ${ }_{0}, \mathrm{INT}_{1}$ R Rise Time | $t_{\text {rin }}$ |  | - | 50 | $\mu \mathrm{s}$ | (13) |
| INT ${ }_{0}$, INT ${ }_{1}$ Fall Time | $\mathrm{t}_{\text {fint }}$ |  | - | 50 | $\mu \mathrm{s}$ | (13) |

(NOTE). 1. Applied to PMOS load of CMOS output pins and CMOS $1 / O$ common pins among $D$ and $R$ pins.
2. Applied to CMOS output pins, CMOS I/O common pins, input pins with pull up MOS, and I/O common pins with pull up MOS among $D$ and $R$ pins.
3. Applied to open-drain output pins and open-drain I/O common pins among D and R pins.
4. Pull up MOS current is excluded.
5. Applied to the supply current when the LCD-IV is in the reset state and the crystal oscillation for timer doesn't operate. (Current that flows in input/output circuit and in the power supply circuit for LCD is excluded).

Test Conditions: RESET, HLT $=\mathrm{V}_{\mathrm{CC}}$ (Reset State), $\overline{\mathrm{TEST}}=\mathrm{V}_{\mathrm{CC}}$
$D_{14} / X O, D_{15} / X 1 \quad D_{14} / X O, D_{15} / X 1=V_{C C}$ (Crystal oscillation for timer is not selected.)
$V_{1}, V_{2}, V_{3}=V_{C C} D_{14} / X O=$ Open, $D_{15} / X I=V_{C C}$ (Crystal oscillation for timer is selected.)
$C O M_{1}$ to COM ${ }_{4}, S E G_{1}$ to $S E G_{32}=$ Open

When the crvstal oscillation for timer operates, the standby supply current (2) ICCS2 flows in addition to ICC. When the LCD-IV is installed in the user's system, and in operation current increases according to the external circuitry and devices. Those are connected to the LCD-IV. User should design the power supply in consideration of this point. (The difference between the measured current in the above reset state and that measured in the operational state in the user's system is the increased part of the supply current).
6. Standby I/O leakage current is the leakage current of I/O pins in the "Halt" and "Disable" state.
7. Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded. The standby supply current (2) is the supply current at $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ in "Halt" state in the case that the crystal oscillation for timer is selected (only the crystal oscillator for timer, $\mathbf{5}$-bit divider and $\mathbf{6}$-bit prescaler are in operation).
8. Applied to external clock operation. (system clock)


Duty $=\frac{T_{1}}{T_{h}+T_{1}} \times 100 \%$
9. Applied to internal clock operation using resistor $R_{f}$. (System Clock)


Wiring OSC $_{1}$ and OSC $_{2}$ pins should be as short as possible because the oscillation frequency is modified by capacitance of these pins.
10. Power supply condition $V C C \geq V_{1} \geq V_{2} \geq V_{3} \geq$ GND should be maintained
11. Applied to input pins, I/O common pins among $\bar{D}$ and $R$ pins, and RESET, $\overline{H L L T}, O_{1}, I_{1} N_{0}, I N T_{1}$ pins.
12. Lower limit of operation frequency is determined by liquid crystal display duty. Flutter occurs on liquid crystal display if frame frequency is under 32 Hz . Therefore operation frequency should be determined to prevent that frame frequency becomes under 32 Hz .
The following shows the relation between liquid crystal display frame frequency and operation frequency.

13. $I N T_{0}$ and $I N T_{1}$ inputs must be retained for two or more instruction cycle time at both "High" and "Low" levels.

14. Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded. The standby supply current (1) is the supply at $\mathrm{V}_{\mathrm{CC}}=2.5$ to 3.5 V in "Halt" state in the case that the crystal oscillation for timer is not selected. The supply current when supply voltage fails to the Halt Duration Voltage is called "Halt Current" (IDH). (shown in ELECTRICAL CHARACTERISTICS -2).
15. The voltage that drops between the power supply pins ( $\mathrm{V}_{\mathrm{C}}, \mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ ) and each common or segment output pin.
16. External Halt Timing Chart

17. RFSFT Innuıt Condition


- $\mathrm{tRST}_{1}$ includes the time required from the power ON until the operation gets into the constant state.
- $\mathrm{t}_{\mathrm{RST}}^{2}$ is applied when the operation is in the constant state.

Reset circuit at power on is not installed. Simple reset circuit at power on is the following.

18. The supply current at $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DH}}=2.3 \mathrm{~V}$ in "Halt" state, in the case that the crystal oscillation for timer is not selected. Current that flows in the input/output circuit and in the power supply circuit for LCD is excluded.

## - SIGNAL DESCRIPTION

The input and output signals for the LCD-IV shown in PIN ARRANGEMENT are described in the following paragraphs.

- $V_{c c}$ and GND

Power is supplied to the LCD-IV using these two pins. $\mathrm{V}_{\mathrm{CC}}$ is power and GND is the ground connection.

## - RESET

The LCD-IV can be reset by pulling RESET High.
Refer to RESET FUNCTION for additional information.

## - OSC $_{1}$ and OSC $_{2}$

These pins provide control input for the on-chip clock oscillator circuit. A resistor, a ceramic filter circuit, or an external oscillator can be connected to these pins to provide a system clock with various degreeds of stability/cost trade-offs. Lead length and stray capacitance on these two pins should be minimized.

Refer to OSCILLATOR for recommendations about these

## pins.

## - $\overline{\text { HLT }}$

This pin is used to enter the LCD-IV into the HALT state (Stand-by Mode). The LCD-IV can be moved into the halt state by pulling KLT low.

In the halt state the internal clock stops and all the internal statuses (RAM, Registers, Carry, Status, Program Counter, etc.) are maintained. Consequently power consumption is greatly reduced. By pulling HLT high, the LCD-IV starts operation from the status just before the halt state.

Refer to HALT FUNCTION for details of halt mode.

- TEST

This pin is not for user application and must be connected to $\mathrm{V}_{\mathrm{Cc}}$.
$\mathbf{I N T}_{0}$ and $\mathbf{I N T}_{1}$
These pins generate interrupt request to the LCD.IV.
Refer to INTERRUPT for additional information.

## (0) HITACHI

- $V_{1}, V_{2}$ and $V_{3}$

Power for liquid crystal display are supplied to the LCD-IV using these pins ( $\mathrm{V}_{\mathrm{CC}} \geqq \mathrm{V}_{1} \geqq \mathrm{~V}_{2} \geqq \mathrm{~V}_{3} \geqq G \mathrm{GND}$ ).

## - Roo to Ro3

These 4 lines are a 4 -bit input channel.
Refer to INPUT/OUTPUT for additional information.

## - $\mathbf{R}_{10}$ to $\mathbf{R}_{13}, \mathbf{R}_{20}$ to $\mathbf{R}_{23}$

These 8 lines are arranged into two 4 -bit Input/Output common channels. The 4 -bit register is attached to these channels. These channels are directly addressed by the operand of an instruction. I/O configuration of each pin can be specified among Open Drain and CMOS using a mask option.

Refer to INPUT/OUTPUT for additional information.

## - $\mathbf{R}_{30}$ to $\mathbf{R}_{33}$

These 4 lines are a 4-bit output channel. 4-bit register is attached to this channel. This channel is directly addressed by the operand of an instruction. I/O configuration of each pin can be specified among Open Drain and CMOS using a mask option.

Refer to INPUT/OUTPUT for additional information.
Do to $D_{13}$
These are 14 discrete signals which can be configured as Input/Output lines.

Refer to INPUT/OUTPUT for additional information.

- $D_{14} / X O, D_{15} / X I$
$\mathrm{D}_{14} / \mathrm{XO}$ and $\mathrm{D}_{15} / \mathrm{XI}$ are selected in the following 3 types with a mask option.
- Discrete I/O (common pin)
- Crystal circuit connecting pins (with internal halt)
- Crystal circuit connecting pins (no internal halt)

Refer to INPUT/OUTPUT for additional information.

- COM $_{1}$ to $\mathrm{COM}_{4}$

These pins are common pins for liquid crystal display. Refer to LIQUID CRYSTAL DISPLAY for additional information.

- SEG $_{1}$ to SEG $_{32}$

These are segment pins for liquid crystal display.

## - OSCILLATOR

The user can specify a resistor, or a ceramic filter circuit or an external oscillator by "MASK OPTION LIST".
(1) External Clock

(2) Resistor

(3) Ceramic Filter (This is not applied to Low Voltage Operation Version.)

(NOTE) Configuration and constant of external parts are depend upon each applied ceramic filter.
Reset at the time of halt releasing.
This circuit is the example of the typical use. As the oscillation characteristics is not guaranteed, please consider and examine the circuit constants carefully on your application.

- ROM
- ROM Address Space

ROM is used as a memory for the instructions and the patterns (constants). The instruction used in the LCD-IV consists of 10 bits. These 10 bits are called "a word", which is a unit for writing into ROM.

The ROM address is split into two banks.
Each bank is composed of 32 pages ( 64 words/page).
The ROM capacity is 4,096 words ( 1 word $=10$ bits) in all.
All addresses can contain both the instructions and the patterns (constants).

The ROM address space is shown in Figure 1.


Note: The parenthesized contents are expressions of the Page, combining the bank part with the page part.

Figure 1 ROM Address Space

- Program Counter (PC)

The program counter is used for addressing of ROM. The


Note: The parenthesized contents are expressions of the Page, combining the bank part with the page part.

Figure 2 Configuration of Program Counter

The bank part is a 1 -bit register and the page part is a 5 -bit register.

Once a certain value is loaded into the bank part or the page part, it is unchanged until other value is loaded by a program.
" 0 " (the Bank 0) or " 1 " (the Bank 1) can be set in the bank part, and any number among 0 to 31 in the page part.

The address part is a 6-bit polynomial counter and counts up for each instruction cycle time. The sequence in the decimal and hexadecimal system is shown in Table 1. This sequence forms a loop and has neither the starting nor ending point. It doesn't generate an overflow carry. Consequently, the program on a same page is executed in order unless the value of the bank part or the page part is changed.

Table 1 Program Counter Address Part Sequence

| Decimal | Hexa- <br> decimal | Decimal | Hexa- <br> decimal | Decimal | Hexa- <br> decimal |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 63 | $3 F$ | 5 | 05 | 9 | 09 |
| 62 | $3 E$ | 11 | OB | 19 | 13 |
| 61 | $3 D$ | 23 | 17 | 38 | 26 |
| 59 | $3 B$ | 46 | $2 E$ | 12 | $0 C$ |
| 55 | 37 | 28 | $1 C$ | 25 | 19 |
| 47 | $2 F$ | 56 | 38 | 50 | 32 |
| 30 | $1 E$ | 49 | 31 | 37 | 25 |
| 60 | $3 C$ | 35 | 23 | 10 | $0 A$ |
| 57 | 39 | 6 | 06 | 21 | 15 |
| 51 | 33 | 13 | $0 D$ | 42 | $2 A$ |
| 39 | 27 | 27 | $1 B$ | 20 | 14 |
| 14 | $0 E$ | 54 | 36 | 40 | 28 |
| 29 | $1 D$ | 45 | $2 D$ | 16 | 10 |
| 58 | $3 A$ | 26 | $1 A$ | 32 | 20 |
| 53 | 35 | 52 | 34 | 0 | 00 |
| 43 | $2 B$ | 41 | 29 | 1 | 01 |
| 22 | 16 | 18 | 12 | 3 | 03 |
| 44 | $2 C$ | 36 | 24 | 7 | 07 |
| 24 | 18 | 8 | 08 | 15 | $0 F$ |
| 48 | 30 | 17 | 11 | 31 | $1 F$ |
| 33 | 21 | 34 | 22 |  |  |
| 2 | 02 | 4 | 04 |  |  |

## Designation of ROM Address and ROM Code

The bank part of the ROM address is shown in the binary system and the page part in the decimal system. The address part is divided into 2 bits and 4 bits, and shown in the hexadecimal system.

It is possible to combine the bank part and the page part and show the combined part as the Page (in the decimal system).

In this case, the Page 0 to the Page 31 in the Bank 1 are shown as the Page 32 to the Page 63. The examples are shown in Figure 3.

One word (10 bits) of ROM is divided into three parts (2 bits, 4 bits and 4 bits from the most significant bit $\mathrm{O}_{10}$ in order) shown in the hexadecimal system. The examples are shown in Figure 3.
(a) ROM Address
(Example 1)


## (Example 2)



Bank 0 2-0A: Bank 0 Page 2 Address 0A
(2-0A: Page 2 Address OA)
(b) ROM Code
(Example 1)

(Example 2)


Figure 3 Designation of ROM Address and ROM Code

## - PATTERN GENERATION

The pattern (constant) can be accessed by the pattern instruction ( P ). The pattern can be written in any address of the ROM address space.

## - Reference

ROM addressing for reference of the patterns is achieved by modifying the program counter with the accumulator, the B register, the Carry F/F and the operand p. Figure 4 shows how to modify the program counter. The address part is replaced with the accumulator and the lower 2 bits of $B$ register, while the page part and the bank part are ORed with the upper 2 bits of B register, the Carry F/F and the operand $p$.

The bank part of the ROM address to be referenced to is determined by the logical equation: $\mathrm{PC}_{11}+\mathrm{p}_{2}\left(\mathrm{p}_{2}=\right.$ the MSB of the operand p ).

If the address where the pattern instruction exists is in the Bank 1, only the pattern of the Bank 1 can be referenced.

If the address where the pattern instruction exists is in the Bank 0, the pattern of the either Bank 1 or Bank 0 can be referenced depending on the value of $p_{2}$. The truth table of the bank part of the ROM address is shown in Table 2.

The value of the program counter is apparently modified and not changed actually. After execution of the pattern instruction, the program counter counts up and the next instruction is executed.

The pattern instruction is executed in 2 cycles.

## - Generation

The pattern of referred ROM address is generated as the following two ways:
(i) The pattern is loaded into the accumulator and B register.
(ii) The pattern is loaded into the Data I/O Registers R2 and R3.
The command bits $\left(\mathrm{O}_{9}, \mathrm{O}_{10}\right)$ in the pattern determine which way is taken.

Mode (i) is performed when $\mathrm{O}_{9}$ is " 1 " and mode (ii) is performed when $O_{10}$ is " 1 ".

Mode (i) and (ii) are simultaneously performed when both $O_{9}$ and $O_{10}$ are " 1 ". The correspondence of each bit of the pattern is shown in Figure 5.

Examples of how to use the pattern instruction is shown in Table 3.

## CAUTION

In the program execution, the pattern can not be distinguished from the instruction. When the program is running at the address written as a pattern, the instruction corresponding to the pattern bit is executed. Take care not to execute a pattern as an instruction.


Figure 4 ROM Addressing for Pattern Generation

Table 2 Bank Part Truth Table of Pattern Generation

| PC $_{11}$ | $P_{2}$ | Bank part of ROM address <br> to be referenced to |
| :---: | :---: | :---: |
| 1 (Bank 1) | 1 | 1 (Bank 1) |
|  | 0 | 1 (Bank 1) |
| 0 (Bank 0) | 1 | 1 (Bank 1) |
|  | 0 | $0($ Bank 0) |



Figure 5 Correspondence of Each Bit of Pattern

Table 3 Example of how to use Pattern Instructions

| Before Execution |  |  |  |  | Referred ROM Address | ROM Pattern | After Execution |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PC | p | C | B | A |  |  | B | A | R2 | R3 |
| $\begin{gathered} \text { Bank 00.3F } \\ (0.3 F) \end{gathered}$ | 1 | 0 | A | 0 | $\begin{gathered} \text { Bank 0 10.20 } \\ (10.20) \end{gathered}$ | 12D | 2 | B | - | -* |
| $\begin{gathered} \text { Bank } 000.3 F \\ (0-3 F) \end{gathered}$ | 7 | 1 | 4 | 0 | $\begin{gathered} \text { Bank } 129-00 \\ (61-00) \end{gathered}$ | 22D | - | - | 4 | B |
| $\begin{gathered} \hline \text { Bank } 130-00 \\ (62.00) \\ \hline \end{gathered}$ | 4 | 0/1** | 0 | 9 | $\begin{gathered} \text { Bank } 130-09 \\ (62.09) \\ \hline \end{gathered}$ | 32D | 2 | B | 4 | B |
| $\begin{gathered} \text { Bank } 130-00 \\ (62.00) \end{gathered}$ | 1 | 0/1** | F | 9 | $\begin{gathered} \text { Bank } 131-39 \\ (63-39) \end{gathered}$ | 223 | - | - | 4 | C |

* "-" means that the value does not change after execution of the instruction.
** "0/1" means that either " 0 " or " 1 " may be selected.


## - BRANCH

ROM is accessed according to the program counter sequence and the program is executed. In order to jump to any address out of the sequence, there are four ways. They are explained in the following paragraphs.

## - BR

By BR instruction, the program branches to an address in the current page.

The lower 6 bits of ROM Object Code (operand a, $\mathrm{O}_{6}$ to $\mathrm{O}_{1}$ ) are transferred to the address part of the program counter. This instruction is a conditional instruction and executed only when the Status $F / F$ is " 1 ". If it is " 0 ", the instruction is skipped and the Status $F / F$ becomes " 1 ". The operation is shown in Figure 6. - LPU

By LPU instruction, a jump between the bank and page is performed.

The lower 5 bits of the ROM Object Code (operand $u, \mathrm{O}_{5}$ to $\mathrm{O}_{1}$ ) are transferred to the page part of the program counter with a delay of 1 instruction cycle time. At the same time, the signal $\overline{R_{70}}$ (the reversed-phase signal of the Data I/O Register $\mathbf{R}_{70}$ ) is transferred to the bank part of the program counter with a delay of 1 instruction cycle time. The operation is shown in Figure 7.

Consequently, the bank and page will remain unchanged in the cycle immediately following this instruction. In the next cycle, a jump between the bank and page is achieved.

This instruction (LPU) is conditional, and is executed only when the Status F/F is "1". Even after a skip. the Status F/F
will remain unchanged (" 0 ").
LPU instruction is used in combination with BR instruction or CAL instruction as the macro instruction of BRL or CALL instruction.

## - BRL

By BRL instruction, the program branches to an address in any bank and page.

This instruction is a macro instruction of $\operatorname{LPU}$ and BR instructions, which is divided into two instructions as follows.

$$
\begin{gathered}
\text { BRL } \quad \text { a-b }-\operatorname{LPU} a \\
\text { BR } \quad b \\
\text { <Jump to Bank " } \overline{R_{70}}{ }^{\prime \prime} \text { Page } a-\text { Address } b>
\end{gathered}
$$

BRL instruction is a conditional instruction because of its characteristics of LPU and BR instructions, and is executed only when the Status $F / F$ is " 1 ". If the Status $F / F$ is " 0 ", the instruction is skipped and the Status $\mathrm{F} / \mathrm{F}$ becomes " 1 ". The examples of BRL instruction are shown in Figure 8.

## - TBR (Table Branch)

By TBR instruction, the program branches referring to the table.

The program counter is modified with the accumulator, the $B$ register, the Carry $F / F$ and the operand $p$.

The method for modification is shown in Figure 9.
The bank part is determined by the logical equation: $\mathrm{PC}_{11}+$ $\mathrm{p}_{2}$, as shown in Table 4.

If the address where TBR instruction exists is in the Bank 1,
it is possible to jump to an address only in the Bank 1, not to an address in the Bank 0.

If the address where TBR instruction exists is in the Bank 0, it is possible to jump to an address in either the Bank 1 or the

Bank 0 depending on the value of the operand $p_{2}$.
TBR instruction is executed regardless of the Status $F / F$, and does not affect the Status $F / F$.


Figure 6 BR Operation


Figure 7 LPU Operation


Branch to Bank 1

| $\begin{aligned} & \text { LAI } \\ & \cdots \text { LRA } \\ &- \text { LPU } \\ & B R \end{aligned}$ | $\left.\begin{array}{l} 0 \\ 7 \\ 15 \\ 3 F \end{array}\right\}$ | $R_{70}=" 0 "\left(\overline{R_{70}}=" 1 "\right)$ <br> BRL 15-3F <br> (Branch to Bank 1 15-3F (47-3F)) |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { LAI } \\ & \text { LTA } \end{aligned}$ | 0 |  |
| - LRA | 7 | $\mathrm{R}_{70}={ }^{\prime \prime} 0^{\prime \prime}\left(\overline{R_{10}}={ }^{\prime \prime}{ }^{\prime \prime}\right)$ |
|  | 2 |  |
| $\cdots$ LPU |  |  |
| BR | $2 E ?$ | (Branch to Bank 1 10-2E (42-2E)) |

Figure 8 BRL Example

Table 4 Bank Part Truth Table of TBR Instruction

| $\mathrm{PC}_{11}$ | $p_{2}$ | Bank Part of PC after <br> TBR |
| :---: | :---: | :---: |
| 1 (Bank 1) | 1 | 1 (Bank 1) |
|  | 0 | 1 (Bank 1) |
| 0 (Bank 0) | 1 | 1 (Bank 1) |
|  | 0 | $0($ Bank 0) |

## - SUBROUTINE JUMP

There are two types of subroutine jumps. They are explained in the following paragraphs.

## - CAL

By CAL instruction, subroutine jump to the Subroutine Space is performed.

The Subroutine Space is the Bank 0 Page 0 (Page 0).
The address next to CAL instruction address is pushed onto the Stack ST1 and the contents of the stacks ST1, ST2 and ST3 are pushed onto the stacks ST2, ST3 and ST4 respectively as shown in Figure 10.

The bank part of the program counter becomes the Bank 0 and the page part becomes the Page 0 . The lower 6 bits (operand a, $\mathrm{O}_{6}$ to $\mathrm{O}_{1}$ ) of the ROM Object Code are transferred to the address part of the program counter.

The LCD-IV has 4 levels of stack (ST1, ST2, ST3 and ST4) which allows the programmer to use up to 4 levels of subroutine
jumps (including interrupts).
CAL is a conditional instruction and executed only when the Status $F / F$ is " 1 ". If the Status $F / F$ is " 0 ", it is skipped and the Status F/F changes to " 1 ".

## - CALL

By CALL instruction, subroutine jump to an address in any bank and page is performed.

Subroutine jump to any address can be implemented by the subroutine jump to the page specified by LPU instruction in the bank designated by the reversed-phase signal $\overline{\mathrm{R}_{70}}$.

This instruction is a macro instruction of LPU and CAL instructions, which is divided into two steps as follows.

< Subroutine Jump to Bank " $\overline{R_{70}}$ ", Page a - Address b >
CALL instruction is conditional because of characteristics of LPU and CAL instructions and is executed when the Status F/F is " 1 ". If the Status $F / F$ is " 0 ", the instruction is skipped and the Status $F / F$ changes to " 1 ". The examples of CALL instruction are shown in Figure 11.

(PC after TBR Instruction)


Figure 9 Modification of Program Counter by TBR Instruction


Figure 10 Subroutine Jump Stacking Order

## (0) HITACHI

Subroutine Jump to Bank 0


Subroutine Jump to Bank

| - LAI | 0 |  |
| :---: | :---: | :---: |
| -LRA | 7 | $\mathrm{R}_{70}={ }^{\prime} 0$ " $\left(\overline{R_{70}}={ }^{\prime \prime}{ }^{\prime \prime}\right)$ |
| -LPU | $\left.\begin{array}{l}15 \\ 3 F\end{array}\right\}$ | CALL 15-3F |
| CAL | 3F, | (Subroutine Jump to Bank 1 15-3F (47-3F)) |
| $\begin{aligned} & \text { LAI } \\ & \text { LTA } \end{aligned}$ | 0 |  |
| -LRA | 7 | $R_{70}={ }^{\prime \prime} 0 \cdot\left(\overline{R_{70}}={ }^{\prime \prime}{ }^{\prime \prime}\right)$ |
| L LYI | 3 |  |
| - XMA |  |  |
| $\therefore$ LPU | 10 ) |  |
| CAL | 2E, | (Subroutine Jump to Bank 1 10-2E (42-2E)) |

## - RAM

RAM is the memory used for data storage and register save (data RAM) and storage of segment data for liquid crystal display (display data RAM). Its capacity is 256 digits ( 1,024 bits) where one digit consists of 4 bits.
(Note 1) Capacity of display data RAM varies corresponding to the duty ratio of LCD.
(Note 2) On the LCD-IV, RAM contents is not broken at system reset.
Addressing of RAM is performed by a matrix of the file No. and the digit No. Normally the file No. is set in the X register and the digit No. is set in the Y register, then the matrix of X and Y addresses RAM and performs the Read/Write operation. Special digits in RAM can be addressed without using $X$ and $Y$. These digits, 16 digits (MR0 to MR15), are called Memory Register (MR). Memory Register can be exchanged for A register by XAMR instruction. RAM address space is shown in Figure 12.

Figure 11 CALL Example

(NOTE) The area marked as $\square$ is usable only for data.
The area marked as usable for both liquid crystal display and data.

Figure 12 RAM Address Space

If an instruction consists of a simultaneous Read/Write operations of RAM (exchange of RAM and a register), the writing data doesn't affect the reading data because the read operation precedes the write operation.

RAM bit manipulation is usable, which performs any bit set (SEM), reset (REM) or test (TM) of the addressed RAM. Bit assignment is made by the program as shown below.

$n=$ Bit assignment No.
The bit test makes the status " 1 " when the assigned bit is " 1 " and makes it " 0 " when the assigned bit is " 0 ".

## - REGISTERS

The LCD-IV has six 4-bit registers and two 1 -bit registers available to the programmer. 1-bit registers are Carry F/F and Status $F / F$. They are explained in the following paragraphs.

- Accumulator (A; A Register) and Carry F/F (C)

The result of ALU operation (4 bits) and the overflow of the ALU are put into the accumulator and Carry F/F respectively. Carry F/F can be set, reset or tested. Combination of the accumulator and Carry F/F can be right or left rotated. The accumulator is the main register for ALU operation and Carry F/F is used to store the overflow generated by ALU operation when the calculation of two or more digits ( $4 \mathrm{bits} / \mathrm{digit}$ ) is performed.

## - B Register (B)

The result of ALU operation (4 bits) is put into this register. B register is used as a sub-accumulator to stack the data temporarily and also used as a counter.

- X Register (X)

The result of ALU operation ( 4 bits) is put into this register. X register is exchangeable with SPX register and addresses the RAM file.

## - SPX Register (SPX)

SPX register is exchangeable with $X$ register.
SPX register is used to stack the contents of the $X$ register and expand the addressing system of RAM in combination with $\mathbf{X}$ register.

- $\mathbf{Y}$ Register (Y)

The result of ALU operation (4 bits) is put into this register. Y register is exchangeable with SPY register. Y register can. calculate itself simultaneously with transferring the data by bus lines, which is usable for the calculation of two or more digits ( 4 bits/digit). Y register addresses the RAM digits and 1 -bit discrete input/output common pins.

## - SPY Register (SPY)

SPY register is exchangeable with Y register. SPY register is used to stack the contents of the $Y$ register and expand the addressing system of RAM and 1 -bit discrete input/output common pins in combination with $Y$ register.

## - Status F/F (S)

Status F/F latches the result of logical or arithmetic operations (Not Zero, Overflow) and bit test operations. Status F/F affects conditional instructions (LPU, BR and CAL). These instructions are executed only when Status F/F is " 1 ". If it is " 0 ", these instructions are skipped and Status F/F becomes " 1 ".

## - INPUT/OUTPUT

- Discrete I/O (D Pin)

The discrete $1 / O$ is composed of 1 -bit latch and $\mathrm{I} / \mathrm{O}$ pin. Figure 13 shows the basic block diagram.


Figure 13 Discrete I/O Block Diagram


Figure 14 Mask Option of $D_{14}$ and $D_{15}$
$D_{0}$ to $D_{13}$ are discrete $I / O s$ of common for input and output, $D_{14}$ and $D_{15}$ require 3 types of mask option. If there is internal halt mode, latch of $D_{15}$ is used as a register for internal halt mode specially.

In such case, since $D_{15}$ means internal halt state and $D_{15}=$ " 1 " means operating state, LSI cain be in internal halt state by
resetting Dis using an instruction. The prescaler keeps its operation in internal halt state. Therefore, $\mathrm{D}_{15}$ may be set by overflow output pulse from the prescaler to return to operating state. For details of internal halt mode, refer to HALT FUNCTION.

Table 5 Mask Option of $D_{14} / X O$ and $D_{15} / X I$ Pins

| Mask Option |  |  | a | b | c | d | Function of $\mathrm{D}_{14} / \mathrm{XO} \text { and } \mathrm{D}_{15} / \mathrm{XI}$ | $\begin{aligned} & \text { Function of } D_{14} / X O \\ & \text { and } D_{15} / X I \text { latch } \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Unselectable crystal oscillation for timer (no internal halt) |  | short | open | open | short | discrete I/O (common pin) | Output Latch |
| 2 | Selectable crystal oscillation for timer | with internal halt | open | short |  |  | Crystal Circuit Connecting Pin |  |
| 3 |  | no internal halt |  |  | short | open |  | $D_{15}$; register for internal halt |

(NOTE) Users can specify this mask option in "The format of I/O channels" at ROM order.

Discrete $\mathrm{I} / \mathrm{O}$ is addressed by Y register, and the set/reset instruction is executed for the addressed latch. Level (" 0 " or " 1 ") of the addressed pin and 1 . bit register can be tested. The test is executed by performing wired OR between the output of the latch and the pin input. Therefore, in the case
of the I/O common pins, the output latch should be in the high impedance state when the test instruction is executed. In order to test the pin input, it is necessary the state that the output latch should not affect the pin input.


Figure 15 Timing Chart of Discrete I/O

## - Data I/O (R Pin)

Table 6 Data I/O for the LCD-IV

| I/O common channel | R1, R2 (2 channels) |
| :--- | :--- |
| Input channel | R0 $\quad$ (1 channel) |
| Output channel | R3 $\quad$ (1 channel) |
| Total | 4 channels |

(NOTE) In addition to the above, R4, R5 and R6 are provided as register setting liquid crystal display mode. In these registers, there is no pin and exists only data 1/O register each,
which controls liquid crystal display mode. Data is transferred to R4, R5 and R6 by LRA or LRB instruction, the same as data transfer to data 1/O registers of R1, R2 and R3. For details of R4, R5 and R6, refer to LIQUID CRYSTAL DISPLAY.

4-bit register (data I/O register) is attached to each I/O common channel and output channel. No register is attached to input channei. Addressing to ail channeils is periormed by programs (addressed by operands in instructions).

Figure 16 shows the block diagram of each channel.



Figure 16 Data I/O Block Diagram

When expansion of segment signal for liquid crystal display is designated by a program (Register $\mathbf{R}_{42}=$ " 0 "), R1 is used as a display data output pin. This prohibits R1 to be used as an I/O common channel by users (Refer to Figure 16, R1 channel).

If LRA or LRB instruction is executed at the time, data is transferred to data I/O register, but the content of data I/O register is not output from R1. If LAR or LBR instruction is executed, display data is input to accumulator (A register) or $B$ register.

Data is transferred from the accumulator (A register) and B register to data I/O registers R1, R2, and R3 through the bus
line. In addition, ROM bit patterns can be transferred to R2 and R3 by pattern generation instructions.

Input instructions input 4-bit data to the accumulator (A register) and B register through the channels R0, R1 and R2. However, in the case of I/O common channels R2 and R3, since data I/O register outputs are connected to pins, input is executed by performing wired OR between the register output and the pin input. For this reason, to input pin input signals, registers must be set to a state that would not affect the pin input.


Figure 17 Data I/O Timing Chart

Pay attention: When executing an input instruction to output channel, the microcomputer reads unstabilized value causing malfunction of the program.

When executing an input instruction (LAR and LBR) from the data $1 / O$, pay attention to time allowance after executing an output instruction. At the time, the input sampling pulse is generated during the first half of the instruction cycle.


Applied Pins: $I N T_{0}, I N T_{1}, R_{00}$ to $R_{03}$


Figure 18 Configuration of Input Pins

## Applied Pins: $\mathbf{R}_{\mathbf{3 0}}$ to $\mathbf{R}_{\mathbf{3 3}}$

No Pull up MOS


CMOS output


Figure 19 Configuration of Output Pins


Figure 20 Configuration of Input/Output Pins

## - TIMER/COUNTER



Figure 21 Timer/Counter Block Diagram

Timer/Counter Block Diagram is shown in Figure 21. 5-bit divider divides the crystal oscillation $(32.768 \mathrm{kHz})$ by 32 and generates clocks of $1,024 \mathrm{~Hz}$ in the crystal oscillation mode. It does not stop in the halt state. Prescaler divides the system clock (instruction frequency) or $1,024 \mathrm{~Hz}$ clock by 64 and generates overflow output pulse of "Instruction frequency/ 64 Hz " or 16 Hz . In the crystal oscillation mode, it does not stop during halt state. The input of the 4-bit counter is overflow output pulse of the prescaler or a pulse of $\mathrm{INT}_{1}$ pin. Input selection is determined by CF state. Data can be exchanged between the counter and bus by LTI, LTA or LAT instruction. TF is a flip-flop which masks the interrupt of timer/counter.

The timer is operable in 2 modes (timer mode and counter mode) depending on what to count, and the mode is selected by programs.

## - Timer Mode

The 4-bit counter counts prescaler overflow output pulses. One of the following two can be selected as the prescaler count clock by the mask option.

1. System clock (Instruction frequency)
2. $1,024 \mathrm{~Hz}$ clock (Crystal oscillation for timer is selected.) . . .

Clock obtained by dividing the crystal oscillation $(32.768 \mathrm{kHz})$ for timer by 32. Crystal oscillator is constructed between D pins of $D_{14}$ and $D_{15}$ :
Note 1) In this case, the overflow output pulses form the prescaler are 16 Hz . These pulses are counted bv the 4 -bit counter to generate an interrupt of $16 \mathrm{~Hz}-1 \mathrm{~Hz}$.
Note 2) In this case, the part marked with $\mathbb{Z D}$ in Figure 21 Timer/Counter does not stop even in halt state. When using "internal halt mode", internal halt state is generated by resetting the register for internal halt mode ( $D$ latch: $D_{15}$ ) by an instruction ( $D_{15}=$ " 0 ": internal halt state, $D_{15}=$ " 1 ": operating state), and all the operation stop. In this case, overflow output pulses from the prescaler work as the internal halt releasing signal and set the $D_{15}$ output latch.
By utilizing this function, intermittent operation is possible, that is, program execution for necessary processing (for example, counting for clock function) starts after every $62.5 \mathrm{msec}(16 \mathrm{~Hz})$ and the LSI stops after execution of this program by an instruction which makes the LSI into internal halt state. This reduces the time in which the LSI operates, resulting in power consumption in substance.


Figue 22 Set/Reset Operation Using Crystal Oscillator for Timer

## - Counter Mode

Counts pulse of INT $_{1}$ pin.
(Note) The width of $\mathrm{INT}_{1}$ pulse in the counter mode must be at least 2-cycle time for both the "High" and "Low"
levels.
The relation between the specified value of the counter and specified time in the Timer Mode are shown in Table 7 and 8.

Table 7 Timer Range (Prescaler clock: system clock)

| Specified <br> Value | Cycles | "Time (ms) | Specified <br> Value | Cycles | "Time (ms) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1,024 | 5.12 | 8 | 512 | 2.56 |
| 1 | 960 | 4.80 | 9 | 448 | 2.24 |
| 2 | 896 | 4.48 | 10 | 384 | 1.92 |
| 3 | 832 | 4.16 | 11 | 320 | 1.60 |
| 4 | 768 | 3.84 | 12 | 256 | 1.28 |
| 5 | 704 | 3.52 | 13 | 192 | 0.96 |
| 6 | 640 | 3.20 | 14 | 128 | 0.64 |
| 7 | 576 | 2.88 | 15 | 64 | 0.32 |

* Time is based on instruction frequency 200 kHz . (One Instruction Cycle Time ( $\mathrm{T}_{\text {inst }}$ ) = $\mathbf{5 \mu \mathrm { s }}$ )

Table 8 Timer Range (Prescaler clock: $1,024 \mathrm{~Hz}$ )

| Specified <br> Value | ${ }^{*}$ Time (ms) | Frequency (Hz) | Specified <br> Value | ${ }^{*}$ Time (ms) | Frequency |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1,000 | 1 | 8 | 500 | 2 |
| 1 | 937.5 | 1.07 | 9 | 437.5 | 2.29 |
| 2 | 875 | 1.04 | 10 | 375 | 2.67 |
| 3 | 812.5 | 1.23 | 11 | 312.5 | 3.20 |
| 4 | 750 | 1.33 | 12 | 250 | 4 |
| 5 | 687.5 | 1.45 | 13 | 187.5 | 5.33 |
| 6 | 625 | 1.60 | 14 | 125 | 8 |
| 7 | 562.5 | 1.78 | 15 | 62.5 | 16 |

* Time is based on crystal oscillation for timer 32.768 kHz .


## - INTERRUPT

There are interrupt caused by the timer/counter or the inputs. Each interrupt factor has the interrupt request $F / F$ and the request is latched into this flip-flop when it is generated. If an interrupt can be accepted, the interrupt is generated.

It is controlled by Interrupt Enable F/F (I/E F/F) whethei an interrupt can be accepted or not.

Figure 23 shows the interrupt block diagram and Figure 24 shows the interrupt timing chart.


D O : D F/F (Delayed by One Instruction Cycle)

Figure 23 Interrupt Circuit Block Diagram

The status is unchanged. (The interrupt is different from general CAL in regard to this matter.)

Stacking of registers is performed by the program. Returning from the interrupt routine is performed in the same way as that from normal subroutine. But it is convenient to use RTNI (Return Interrupt) which sets the I/E simultaneously with RTN.

An interrupt is generated irrespectively of the condition of stack registers, so enough stack registers are needed.

TF, IF0, or IF1 is flip-flop where the set has priority over the reset. It is not reset when the reset instruction is issued simultaneously with OVF of the timer/counter or the leading
edge of the input, though the interrupt request is generated and latched into I/RI or I/RT.

The interrupt processing caused by the interrupt generation is basically the subroutine jump and the jumping location in memory is fixed as:

Interrupt of the timer/counter
Bank 0 page 0 address $3 \mathrm{~F}(00-3 \mathrm{~F})$
Interrupt of the inputs
Bank 0 page 1 address $3 \mathrm{~F}(01-3 \mathrm{~F})$
In addition,
The saving operation of $\mathrm{PC} \rightarrow \mathrm{ST} 1 \rightarrow \mathrm{ST} 2 \rightarrow \mathrm{ST} 3 \rightarrow$ ST4 .

## 1/E reset

## - Interrupt of the Inputs

Two pins INT $_{0}$ and INT $_{1}$ have the interrupt request functions. They have the leading pulse generation circuit and the interrupt mask F/F (IF0, IF1). When IF0 or IF1 is reset, the interrupt request is able to generate interrupt mask release. When INT ${ }_{0}$ or INT $_{1}$ changes from " 0 " to " 1 " ("Low" level $\rightarrow$ "High" level), the leading pulse is generated and generates the interrupt request. When IF0 or IF1 is set, the interrupt is masked.

The interrupt request generated by the leading pulse is latched in the interrupt request $F / F$ on the input side (I/RI). If interrupt Enable $F / F(I / E)$ is " 1 ", the interrupt is generated immediately and I/RI is reset. But if Interrupt Enable F/F (I/E) is " 0 ", $I / R I$ is held at " 1 " level until it gets into the

Interrupt Enable state.
IFO, IF1, $\mathrm{INT}_{0}$ and $\mathrm{INT}_{1}$ can be tested by the program. Therefore, they can also be used as normal input pins or latch pins of momentary pulse input.

The interrupt pulse width (at both "High" and "Low" levels) should be more than two-cycle.

## - Interrupt of the Timer/Counter

The interrupt request of the timer/counter is latched into the interrupt request $\mathrm{F} / \mathrm{F}$ of the timer (I/RT). Then I/RT operates in the same way as I/RI, but the interrupt of the input has priority over that of the timer. Therefore, the input interrupt is serviced when both I/RI and I/RT are at " 1 " level (interrupt requests are simultaneously generated). During the input interrupt, I/RT remains set. Thus, after the input interrupt, the timer/counter interrupt can be serviced.


Figure 24 Interrupt Timing Chart

## - LIQUID CRYSTAL DISPLAY

- Liquid Crystal Display Circuit

The LCD-IV can directly drive the liquid crystal display panel of static, $1 / 2$ duty factor, $1 / 3$ duty factor and $1 / 4$ duty factor.

The LCD-IV has 4 common signal pins and 32 segment signal pins. Further, if liquid crystal driver LSI (HD44100H) is connected to the LCD-IV, up to 96 segment signal pins can be extended externally. Thus, in addition to the internal 32 pins, total 128 segment signal pins can be driven.


Figure 25 Liquid Crystal Display Circuit Block Diagram

Display is automatically executed by writing segment data into RAM. The RAM reads segment data bit by bit sequentially every one instruction cycle upon receiving address signal from the display counter and the control circuit. Every time common signal is scanned, the RAM reads 128 -segment data ( $\mathrm{SEG}_{1}$ to SEG $_{128}$ ), which is correspond to common signal selected at the next time. Scan of common signal is executed every 256 instruction cycle. Therefore, the data which corresponds to 128 -segment is read twice at the same time. The serial data read is converted to parallel data by the shift register and latch, converted to LCD drive signal by the liquid crystal driver and the
output from a segment pin. 32 -segment ( $\mathrm{SEG}_{1}$ to $\mathrm{SEG}_{32}$ ) out of 128 -segment serial data is used within the LCD-IV, and the rest ( 96 -segment) is output to liquid crystal driver LSI HD44100 H which is connected to the LCD-IV and is converted to LCD drive signal in the HD 44100 H at the time of designation of with liquid crystal segment output extension. Cycle of the latch clock is 256 -instruction cycle in the LCD-IV. In the case of dynamic drive, data at the common side changes synchronously with the latch clock. These display operations are all executed regardless of program.


Figure 26 Display Data Timing Chart


Figure 27 Liquid Crystal Display Circuit Timing Chart

- Liquid Crystal Display Mode Setting Registers

For selection of the liquid crystal display mode, data I/O registers of R4, R5 and R6 are used.
Table 9 Function of Liquid Crystal Display Mode Setting Registers

|  | $\mathbf{R}_{41}$ | $\mathbf{R}_{40}$ |  |
| :--- | :---: | :---: | :--- |
|  | 0 | 0 | Static |
| Selection of liquid crystal <br> display duty factor $\left(\mathbf{R}_{40}, \mathbf{R}_{41}\right)$ | 0 | 1 | $1 / 2$ duty |
|  | 1 | 0 | $1 / 3$ duty |
|  | 1 | 1 | $1 / 4$ duty |


| Designation of with or without | $\mathbf{R}_{42}$ |  |
| :--- | :---: | :--- |
| liquid crystal segment output <br> lextension $\left(\mathbf{R}_{42}\right)$ | 0 | To be extended (Outputs display data from Channel R1) |
|  | 1 | Not to be extended (Channel R1 becomes an ordinary 4-bit data 1/O.) |


| Liquid crystal display blanking <br> signal $\left(\mathbf{R}_{60}\right)$ | $\mathbf{R}_{60}$ |  |
| :--- | :---: | :--- |
|  | 0 | Outputs RAM data for liquid crystal display as segment signals. |
|  | 1 | Segment signals become non-selection status (blanking) regardless of RAM <br> data for liquid crystal display. |


| RAM designation for liquid <br> crystal display $\left(\mathbf{R}_{50}, \mathbf{R}_{51}\right)$ | $\mathbf{R}_{51}$ | $\mathbf{R}_{50}$ | Function |
| :--- | :---: | :---: | :---: |
|  | Function varies with liquid crystal display duty factor. |  |  |


| Selection of halt function and oscillation circuit for timer | $\mathrm{R}_{63}$ | $\mathrm{R}_{62}$ | $\mathrm{R}_{61}$ | $\mathrm{R}_{60}$ | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 0 |  | Do not set in this state. |
|  |  | 0 | 1 |  | With crystal for timer, with internal halt, XI, XO |
|  |  | 1 | 0 |  | Without crystal for timer, $\mathrm{D}_{14}$ and $\mathrm{D}_{15}$ are general I/O. |
|  |  | 1 | 1 |  | With crystal for timer, without internal halt, XI, XO. |
| I/O state at halt | 0 |  |  |  | Enable: |
|  | 1 |  |  |  | Disable: |

(NOTE) Liquid crystal display mode at resetting.
Since all bits of registers R4, R5 and R6 are set to " 1 " by the reset function, display mode after resetting becomes as shown below:
Liquid crystal display duty factor: $1 / 4$ duty ( $\left.R_{40}=" 1 ", R_{41}=" 1 "\right)$
Liquid crystal segment output extension: Not extended ( $\mathrm{Raz}_{42}=$ " 1 ")
Designation of liquid crystal display blanking: Display blanking ( $\mathrm{R}_{60}=$ " 1 ")
Designation of RAM for liquid crystal display: Varies correspond to each liquid cryatal display duty factor. ( $\left.\mathbf{R}_{10}={ }^{\prime \prime} 1 \overline{\prime \prime}, R_{11}=" 1 "\right)$
Dealgnation of crystal for timer and internal halt: With crystal for timer, without internal halt ( $\left.R_{01}=" 1 ", R_{a z}=a^{\prime \prime \prime} 1 "\right)$.
$1 / 0$ state at halt: $1 / 0$ state at halt becomes disable ( $\mathrm{R}_{68}$ " " 1 ").

- Relation between Display RAM and Segment Data

In the LCD-IV, 4 types of display duty factor (static, $1 / 2$ duty, $1 / 3$ duty, and $1 / 4$ duty) can be selected by programs, and correspondence between RAM bits and segment data changes according to these duty factors.
shows segment signal output from the LCD-IV.


Figure 28 Relation between RAM for LCD \& Segment Data (Static)


Figure 29 Relation between RAM for LCD \& Segment Data (1/2 Duty, 1/2 Bias)


Figure 30 Relation between RAM for LCD \& Segment Data (1/3 Duty, $1 / 3$ Bias)


Figure 31 Relation between RAM for LCD \& Segment Data (1/4 Duty, 1/3 Bias)

(1/2 duty, $1 / 2$ bias)

(1/3 duty, $1 / 3$ bias)

(1/4 duty, $1 / 3$ bias)

Figure 32 LCD Wiring Samples

## - Extension of Display Function

Number of display digits can be increased by externally connecting an LCD driver LSI HD44100H to the LCD-IV.

The HD44100H consists of shift registers and latch and liquid crystal drive circuit. When connected with the LCD-IV, the HD44100H is used as a circuit for segment. In the LCD.

IV, 128 segments display data is sent to the 32-bit shift register from RAM constantly. When R $_{42}$ is set to " 0 ", the R1 channel outputs the 32 nd stage output $D$ of the shift register, shift clock $\mathrm{CL}_{2}$, latch clock $\mathrm{CL}_{1}$ and AC signal M . Therefore, up to 96 segment pins of SEG $_{33}$ to $\mathrm{SEG}_{128}$ can be added by directly connecting the HD44100H.


## - RESET FUNCTION

The reset is performed by setting the RESET pin to " 1 " ("High" level) and the LCD-IV gets into operation by setting it to "0" ("Low" level).

Internal state of the LCD-IV are specified as follows by the reset function.

- Program Counter (PC) is set to Bank 1 Page 63 Address 3F.
- IR/I, IR/T, I/E and CF are reset to " 0 ".
- IF0, IF1 and TF are set to " 1 ".
- Data I/O Registers and Discrete I/O Latches (R1, R2, R3, $D_{0}$ to $D_{15}$ ) are all set to " 1 ".
- Bank Register $\mathrm{R}_{70}$ is set to " 1 " (Jumps to Bank 0 by execu-- tion of LPU instruction after the reset).
- Liquid Crystal Display ..... all bits of display mode setting register (Data I/O Register) R4, R5, R6 are set to " 1 ".
(Note) All the other logic blocks (the Stack Registers, the Status F/F, the accumulator, the Carry F/F, the registers, the Timer/Counter, RAM) are not cleared by the reset function.


## - HALT FUNCTION

The LCD-IV is provided with halt function. The halt function reduces power consumption in the halt state by temporarily stopping all statuses including RAM. When halt is released, operation restarts from the state before the halt.

HALT state is kept 16 -instruction after receiving halt releasing signal. (Internal, External)

The user can select one of the following I/O status at the time of halt based on the "MASK OPTION LIST" when ordering ROM:
i) All I/O statuses are kept as the state immediately before the halt.
ii) All I/O statuses are held in the high impedance state (both PMOS and NMOS are off, and pull-up MOS is off).
There are the following two types of halt :

1) External Halt (Halt state is generated by using HLT pin)

All operations stop when the HLT pin is set to the " 0 " level (Low). When the HLT pin is set to the " 1 " level (High), operation restarts from the state immediately before the halt.
2) Internal Halt (Halt state is generated by programs)

The user can select availability of internal halt at ROM ordering based on the "MASK OPTION LIST". When internal halt is selected, timer crystal should be attached externally. Therefore, the $\mathrm{D}_{14} / \mathrm{XO}$ and $\mathrm{D}_{15} / \mathrm{XI}$ pins should not be used as general I/Os, but as XO and XI pins for connecting crystal oscillator.
Resetting of the $\mathrm{D}_{15}$ latch by RED instruction generates internal halt state. 16 Hz overflow signals are output from the prescaler if a crystal oscillator of 32.768 kHz is connected to the $D_{14} / X O$ and $D_{15} / X I$ pins. When an overflow signal is issued, the $D_{15}$ latch is set to " 1 " from " 0 ", the LCD-IV returns from halt state, adds 1 to the timer register, and execution restarts from the instruction next to the RED instruction.
Note that external halt caused by the HLT pin cannot be released by prescaler overflow signals.

## (Caution at the halt)

When the LCD-IV goes into halt state, segment pins (SEG ${ }_{1}$ to $\mathrm{SEG}_{32}$ ) and common pins ( $\mathrm{COM}_{1}$ to $\mathrm{COM}_{4}$ ) become the same potential and display goes out. However, in order to reduce power consumption during halt, disconnect the voltage applied to liquid crystal power supply $\mathbf{V}_{3}$. Since there are dividing resistors among $\mathrm{V}_{1}, \mathrm{~V}_{2}$, and $\mathrm{V}_{3}$, current of up to $50 \mu \mathrm{~A}$ flows if voltage is applied between $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{3}$ in the same way as normal operation.

Overflow signals of the prescaler return the LCD-IV from internal halt.


Figure 33 Program example in the Internal Halt Mode


Figure 34 Internal Halt Timing Chart

- CRYSTAL OSCILLATION CIRCUIT FOR TIMER

The user can specify whether or not the timer crystal should be externally attached by the "MASK OPTION LIST". By externally attaching a crystal oscillator of 32.768 kHz to the

$\mathrm{D}_{14} / \mathrm{XO}$ and $\mathrm{D}_{15} / \mathrm{XI}$ pins, user can set the prescaler clock to
$1,024 \mathrm{~Hz}$ and timer interrupt cycle to max. of 1 sec .
(NOTE)
The crystal oscillator, resistor R, Rd and load capacitor $C_{1}$ and $C_{2}$ should be placed as close as possible to the LCD-IV. Induction of external noise to $D_{14} / X O$ and $D_{15} / X 1$ may disturb normal oscillation.
This circuit is the example of the typical use. As the oscillation characteristics is not guaranteed, please consider and examine the circuit constants carefully on your application.

Figure 35 Crystal Oscillator Circuit

| No. | Halt state | With or without <br> timer crystal | $\mathrm{D}_{14}, \mathrm{D}_{15}$ (XO, XI) | Function |
| :---: | :--- | :--- | :--- | :--- |
| 1 | External halt | Externally attached <br> crystal ( 32.768 kHz$)$ | Pins for attaching <br> crystal. Cannot be <br> used as general I/O. | Prescaler clock is set to $1,024 \mathrm{~Hz}$ and the over- <br> flow signal to 16 Hz . Up to 1 second can be set <br> as the timer interruption cycle. |
| 2 | External halt | (Without crystal) <br> Internal clock of LSI | Used as general I/O | The prescaler clock becomes a typ. of <br> 100kHz, and the timer interruption cycle <br> can be set to maximum of 97.66 Hz. |
| 3 | Internal and <br> external halt | Externally attached <br> crystal ( 32.768 kHz$)$ | Pins for attaching <br> crystal. Cannot be <br> used as general I/O. | Prescaler clock is set to 1,024 Hz and the over- <br> flow signal to 16 Hz. This signal performs the <br> LCD-IV return from internal halt. <br> Return from external halt is not possible by the <br> prescaler overflow signal.) |

- MASK OPTION

The following type mask option is available.

- I/O Pin Format

Select one of A, B or C.
A: Without pull-up MOS
B: With pull-up MOS
C: CMOS output
(Note) External input is not permitted if CMOS output is selected in the case of $\mathrm{I} / \mathrm{O}$ common pins.

- I/O Status in the Halt State . . . . Select Enable or Disable.

Enable Output . . . . Maintained in the status before halt. Pull-up MOS . . . ON
Input . . . Unrelated to halt state (Since Pull-up MOS is ON, if halt occurs when output is " 0 " (Low) level (NMOS; ON), pull-up MOS current always flows. If input changes, transient current flows through the input circuit. Also, current flows through the input pull-up MOS. These currents are added to standby power supply current (or halt current).)
Disable $\quad \begin{array}{r}\text { Output } \ldots \text { NMOS output; OFF } \\ \\ \text { CMOS output; High impedance } \\ \text { (NMOS, PMOS; OFF) } \\ \text { - Pull-up MOS . . OFF }\end{array}$

- Input . . . Input circuit; OFF (Both input and output become high impedance state. Since the input circuit is turned off, input change does not lead to flow other than the standby power supply current or halt current.)


## PRECAUTION WHEN USING HALT FUNCTION

1. Please set the LCD-IV halt state before resetting it in timing shown below, when resetting the LCD-IV under condition below: Liquid crystal display duty: Static or $1 / 2$ duty, Display RAM file (Register $\left.R_{51}, R_{50}\right):(0,0)$ or $(0,1)$ or $(1,0)$.

- With or without externally attached Timer Crystal

Without timer crystal . .
The $D_{14}$ and $D_{15}$ can be used as general $I / O$ pins.
Select one of $A, B$ or $C$ in the $D_{14} / D_{15}$ column of the I/O format specifications.
With timer crystal . . .
The $D_{14}$ and $D_{15}$ cannot be used as general $I / O$ pins. Therefore, leave the $D_{14} / D_{15}$ column in blank.

- With or without Internal Halt

With internal halt ...
When internal halt is specified, the timer crystal must also be specified.
Without internal halt . . .
"Without internal halt" can be specified regardless of existing the crystal for timer.

- OSCILLATION CIRCUIT

The user can specify a resistor, or a ceramic filter or an external oscillator.

HLT signal

## RESET

 signal
2. REASON

RAM data is destroyed at resetting according to the setting way of liquid crystal displav duty or display RAM file (refer to the table below).

| Liquid crystal display mode | RAM data destroyed | RAM data retained |
| :---: | :---: | :---: |
| Liquid crystal display duty | Static or $1 / 2$ duty (Registers R41, R40 $=0,0$ or 0,1 ) | $\begin{aligned} & 1 / 3 \text { or } 1 / 4 \text { duty } \\ & \text { (Registers } 841, R 40 \\ & =1,0 \text { or } 1,1 \text { ) } \end{aligned}$ |
| $\begin{aligned} & \text { Display RAM } \\ & \text { file } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { Regiscers RS1, RS0 } \\ & =0,0 \text { or } 0,1 \text { or } 1,0) \end{aligned}$ | $\begin{aligned} & \text { Registers RSI, R } 50 \\ & =1,1 \\ & \hline \end{aligned}$ |

## - INSTRUCTION

Instructions are listed according to their functions.
Each mnemonic code and function is shown in this table.

| Group | Mnemonic code | Function | Status |
| :---: | :---: | :---: | :---: |
| Register to Register | LAB <br> LBA <br> LAY <br> LASPX <br> LASPY <br> XAMR m | $\begin{aligned} & B \rightarrow A \\ & A \rightarrow B \\ & Y \rightarrow A \\ & S P X \rightarrow A \\ & S P Y \rightarrow A \\ & A \leftrightarrow M R(m) \end{aligned}$ |  |
| R A M Address | LXA <br> LYA <br> LXI i <br> LYI i <br> IY <br> D Y <br> AYY <br> SYY <br> XSPX <br> $X S P Y$ <br> $X S P X Y$ | $\begin{aligned} & A \rightarrow X \\ & A \rightarrow Y \\ & i \rightarrow X \\ & i \rightarrow Y \\ & Y+1 \rightarrow Y \\ & Y-1 \rightarrow Y \\ & Y+A \rightarrow Y \\ & Y-A \rightarrow Y \\ & X \leftrightarrow S P X \\ & Y \leftrightarrow S P Y \\ & X \leftrightarrow S P X, Y \leftrightarrow S P Y \end{aligned}$ | $\begin{gathered} \text { N Z } \\ \text { NB } \\ \text { C } \\ \text { NB } \end{gathered}$ |
| Register R A M | $\begin{aligned} & \text { LAM }(X Y) \\ & \text { LBM }(X Y) \\ & X M A(X Y) \\ & X M B(X Y) \\ & \text { LMAIY }(X) \\ & \text { LMADY }(X) \end{aligned}$ | $\begin{aligned} & \hline M \rightarrow A(X Y \leftrightarrow S P X Y) \\ & M \rightarrow B(X Y \leftrightarrow S P X Y) \\ & M \leftrightarrow A(X Y \leftrightarrow S P X Y) \\ & M \leftrightarrow B(X Y \leftrightarrow S P X Y) \\ & A \rightarrow M, Y+1 \rightarrow Y(X \leftrightarrow S P X) \\ & A \rightarrow M, Y-1 \rightarrow Y(X \leftrightarrow S P X) \end{aligned}$ | $\begin{aligned} & \text { N Z } \\ & \text { NB } \end{aligned}$ |
| Immediate | $\begin{array}{lll} \text { LMIIY } i \\ \text { LAI i } \\ \text { LBI i } \end{array}$ | $\begin{array}{lll}  & \rightarrow M, Y+1 \rightarrow Y \\ i \rightarrow A & \\ i \rightarrow B & \end{array}$ | NZ |
| Arithmetic | AI <br> IB <br> D B <br> AMC <br> SMC <br> AM <br> DAA <br> DAS <br> NEGA <br> COMB <br> SEC <br> REC <br> TC <br> ROTL <br> ROTR <br> 0 R | $\begin{aligned} & A+i \rightarrow A \\ & B+1 \rightarrow B \\ & B-1 \rightarrow B \\ & M+A+C(F / F) \rightarrow A \\ & M-A-\bar{C}(F / F) \rightarrow A \\ & M+A \rightarrow A \end{aligned}$ <br> Decimal Adjustment (Addition) <br> Decimal Adjustment (Subtruction) $\bar{A}+1 \rightarrow A$ $\bar{B} \rightarrow B$ <br> $1 \rightarrow C(F / F)$ <br> $0 \rightarrow C(F / F)$ <br> Test C(F/F) <br> Rotation Left <br> Rotation Right <br> $A \cup B \rightarrow A$ | C <br> N Z <br> NB <br> C <br> NB <br> C $C(F / F)$ |

(to be continued)

| Group | Mnemonic code | Function | Status |
| :---: | :---: | :---: | :---: |
| Compare | MNEI <br> YNEI <br> ANEM <br> BNEM <br> ALEI <br> i <br> ALEM <br> BLEM | $M \neq i$ <br> $Y \neq i$ <br> $A \neq M$ <br> $B \neq M$ <br> $A \leqq i$ <br> $A \leqq M$ <br> $B \leqq M$ | $\begin{aligned} & \text { N Z } \\ & \text { N Z } \\ & \text { N Z } \\ & \text { N Z } \\ & \text { NB } \\ & \text { NB } \\ & \text { NB } \end{aligned}$ |
| RAM bit Manipulation | SEM $n$ <br> REM $n$ <br> TM $n$ | $\begin{aligned} & 1 \rightarrow M(n) \\ & 0 \rightarrow M(n) \\ & \text { Test } M(n) \\ & \hline \end{aligned}$ | M ( $n$ ) |
| ROM Address | BR $a$ <br> CAL $a$ <br> LPU $u$ <br>   <br> TBR $p$ <br> RTN  | Branch on Status 1 <br> Subroutine Jump on Status 1 <br> Load Program Counter Upper on Status 1 <br> Table Branch <br> Return from Subroutine | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |
| Interrupt | SEIE <br> SEIFO <br> SEIF1 <br> SETF <br> SECF <br> REIE <br> REIFO <br> REIF1 <br> RETF <br> RECF <br> TIO <br> TII <br> TIFO <br> TIF1 <br> TTF <br> LTI <br> LTA <br> LAT <br> RTNI |  | $\mathbf{I N T}_{0}$ <br> $\mathrm{INT}_{1}$ <br> I Fo <br> $1 F_{1}$ <br> TF |
| Input/Output (Display Control) | SED  <br> RED  <br> TD  <br> SEDD $n$ <br> REDD $n$ <br> LAR $p$ <br> LBR $p$ <br> LRA $p$ <br> LRB $p$ <br> PP  | $\begin{aligned} & 1 \rightarrow D(Y) \\ & 0 \rightarrow D(Y) \\ & T \text { Test } \\ & 1 \rightarrow D(Y) \\ & 0 \rightarrow D \quad(n) \\ & R(p) \rightarrow A \\ & R(p) \rightarrow B \\ & A \rightarrow R(p) \\ & B \rightarrow R(p) \end{aligned}$ <br> Pattern Generation | D (Y) |
|  | NOP | No Operation |  |

(NOTE) 1. (XY) after a mnemonic code has four meanings as follows.

Mnemonic only
Mnemonic with $X$
Mnemonic with $Y$
Mnemonic with $X Y$
[Example] LAM

> LAMX
> LAMY
> LAMXY

Instruction execution only
Instruction execution, $X \leftrightarrow S P X$
Instruction execution, $Y \leftrightarrow$ SPY
Instruction execution, $X \leftrightarrow S P X, Y \leftrightarrow$ SPY
$M \rightarrow A$
$M \rightarrow A, X \leftrightarrow S P X$
$M \rightarrow A, Y \leftrightarrow S P Y$
$M \rightarrow A, Y \leftrightarrow S P Y$
$M \rightarrow A, X \leftrightarrow S P X, Y \leftrightarrow S P Y$
2. Status column shows the factor which affects status by the instruction of status change.

NZ .......... ALU Not Zeto
C .......... ALU Overflow in Addition/Carry
NB .......... ALU Overflow in Subtraction/No Borrow
except above .... Content of status column affects status directly.
3. Carry flip-flop is not always affected by executing the instruction which affects the Status. Instructions which affect Carry flip-flop are eight as follows

| AMC | SEC |
| :--- | :--- |
| SMC | REC |
| DAA | ROTL |
| DAS | ROTR |

4. All instructions except for $P$ are executed in single cycle. $P$ is executed in 2 cycles.

The Difference between LCD-III and LCD-IV

| No. | Item | LCD-III | LCD-IV |
| :---: | :---: | :---: | :---: |
| 1 | ROM | (Program Memory) 2,048 words <br> (Pattern Memory) 128 words | (Program Memory) 4,096 words (Includes Pattern Memory) |
| 2 | RAM | 160 digits | 256 digits |
| 3 | Cycle Time $(V C C=5 V \pm 10 \%)$ | $\begin{aligned} & 10 \mu \mathrm{~s} / \text { cycle } \\ & \left(\mathrm{f}_{\mathrm{cp}}=400 \mathrm{kHz}\right) \end{aligned}$ | $\begin{aligned} & 5 \mu \mathrm{~s} / \mathrm{cycle} \\ & \left(\mathrm{f}_{\mathrm{cp}}=800 \mathrm{kHz}\right) \end{aligned}$ |
| 4 | Stored Reset Circuit (Poweron Reset) | Yes | No |
| 5 | Select Option | Selected by Mask Option List <br> (Note) But when program evaluation with HD44797E, set up the option with the register as LCD-IV. | When ordering ROM, selected by Mask Option List or by program using internal register R6. <br> (Mask Option List + Program) |
|  | Crystal for Timer |  | $\mathbf{R}_{61}=0$ (No crystal for timer) <br> $\mathbf{R}_{61}=1$ (With crystal for timer) |
|  | Internal Halt | $\square$ | $\begin{array}{ll} R_{62}=0 & \text { (With internal halt) } \\ \mathbf{R}_{62}=1 & \text { (No internal halt) } \end{array}$ |
|  | I/O Condition at "Halt" state |  | $\begin{array}{ll} R_{63}=0 & \text { (Enable) } \\ R_{63}=1 & \text { (Disable) } \end{array}$ |
| 6 | Oscillator | Refer to the manual as for circuit constant of resistor oscillation and ceramic oscillation. | Circuit constants of resistor oscillation and ceramic oscillation are undecided. (As for low voltage operation board ( V cc $=2.5$ to 5.5 V ), undecided that seramic filter can be used or not.) |
| 7 | Reset Address | 31-3F | 63-3F (Bank 1) |
| 8 | Bank Register (ROM <br> Addressing) | No Bank Register | ROM is divided in 2 Banks. |
| 9 | Absolute Maximum Rating $V_{T 2}$ for Pin Voltage of Open Drain Configuration Output Pins and I/O Common Pins | -0.3 to +10.0 V | $\begin{gathered} -0.3 \text { to } V_{C C}+0.3 \mathrm{~V} \\ \text { (same as } \mathrm{V}_{\mathrm{T}} \text { ) } \end{gathered}$ |


| No. | Item | LCD-III |  |  | LCD-IV |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | Input "High" level Voltage $V_{I H}$ of Open Drain Configuration Output Pins and I/O Common Pins. | $\quad \min$ <br> $V_{c c}-1.0$ | typ | $\max$ <br> 10 | $\min$ <br> $V_{C C}-1.0$ | typ | $\max$ <br> $V_{C c}+0.3$ |
| 11 | RAM Contents Destruction at Reset | With RAM destruction |  |  | No RAM destruction |  |  |
| 12 | Maximum Total Output Current (1) - $\mathrm{\Sigma} 101$ | 45 mA |  |  | 25 mA |  |  |
| 13 | Maximum Total Output Current(2) S102 | 45 mA |  |  | 25 mA |  |  |
| 14 | Supply Current(1) $\mathrm{ICCI}\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}\right.$ ) | $1.3 \mathrm{~mA} \max \left(\mathrm{f}_{\text {osc }}=400 \mathrm{kHz}\right)$ |  |  | $\frac{3 \mathrm{~mA} \max \left(f_{o s c}=800 \mathrm{kHz}\right)}{1.5 \mathrm{~mA} \max \left(f_{o s c}=400 \mathrm{kHz}\right)}$ |  |  |
| 15 | Supply Current(2) $\operatorname{lcc}\left(V_{c c}=5 V\right)$ | $0.6 \mathrm{~mA} \mathrm{max}\left(\mathrm{f}_{\text {osc }}=400 \mathrm{kHz}\right)$ |  |  | $\frac{2 \mathrm{~mA} \max \left(f_{o x c}=800 \mathrm{kHz}\right)}{1 \mathrm{~mA} \max \left(f_{o s c}=400 \mathrm{kHz}\right)}$ |  |  |
| 16 | ```Supply Current (2) Current(2) lccs2``` | $40 \mu \mathrm{~A}$ max |  |  | $120 \mu \mathrm{~A}$ max |  |  |
| 17 | Pull up MOS Current -Ip | $V_{C C}=3 V, 15 \leqq-l_{p} \leqq 80 \mu \mathrm{~A}$ |  |  | $V_{C C}=3 V, 10 \leqq-1 p \leqq 100 \mu A$ |  |  |
| 18 | Supply Current Icc $V_{C C}=3 \mathrm{~V}, \mathrm{f}_{\mathrm{osc}}=$ $200 \mathrm{kHz}, \mathrm{R}_{\mathrm{f}}$ Oscillation, External clock | 0.15 mA |  |  | 0.3 mA max |  |  |
| 19 | Standby Supply Current(2) Iccs2 | $V_{C C}=2.7$ to 3.3V;21 $\mu \mathrm{A}$ max |  |  | $V_{c c}=3.0 \mathrm{~V} ; 21 \mu \mathrm{~A}$ |  |  |

## LCD－IV Mask Option List

| $\square$ | $5 V$ |
| :---: | :---: |
| $\square$ | 3V Operation |

＊Mark＂$V$＂in＂$\square$＂for the selected spec．

| Date |  |
| :--- | :--- |
| Customer |  |
| Dept． |  |
| Name |  |
| ROM CODE ID |  |
| LSI Type Name <br> （entered by Hitachi） |  |

（1）I／O Option

| Pin Name | 1／0 | 1／O Option |  |  | Remarks | Pin Name | I／O | I／O Option |  |  | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A | B | C |  |  |  | A | B | C |  |
| Do | I／O |  |  |  |  | Roo | 1 |  |  |  |  |
| D1 | 1／0 |  |  |  |  | Rot | 1 |  |  | ， |  |
| $D_{2}$ | 1／0 |  |  |  |  | $\mathrm{R}_{02}$ | 1 |  |  | ， |  |
| D3 | 1／0 |  |  |  |  | Ros | 1 |  |  |  |  |
| D | 1／0 |  |  |  |  | $\mathrm{R}_{10}$ | 1／0 |  |  |  |  |
| Ds | 1／0 |  |  |  |  | $\mathrm{R}_{11}$ | 1／0 |  |  |  |  |
| D6 | 1／0 |  |  |  |  | $\mathrm{R}_{12}$ | 1／0 |  |  |  |  |
| $D_{7}$ | 1／O |  |  |  |  | R13 | 1／0 |  |  |  |  |
| Ds | 1／O |  |  |  |  | $\mathrm{R}_{20}$ | 1／0 |  |  |  |  |
| D9 | 1／0 |  |  |  |  | $\mathrm{R}_{21}$ | 1／0 |  |  |  |  |
| D10 | 1／0 |  |  |  |  | $\mathrm{R}_{22}$ | 1／0 |  |  |  |  |
| D11 | 1／0 |  |  |  |  | $\mathrm{R}_{23}$ | 1／0 |  |  |  |  |
| D12 | 1／0 |  |  |  |  | R30 | 0 |  |  |  |  |
| D13 | 1／O |  |  |  |  | $\mathrm{R}_{31}$ | 0 |  | ， |  |  |
| D14 | 1／0 |  |  |  |  | R32 | 0 |  | － |  |  |
| Dis | 1／0 |  |  |  |  | R33 | 0 |  |  |  |  |
| INTo | 1 |  |  | ， |  |  |  |  |  |  |  |
| INT ${ }_{1}$ | 1 |  |  |  |  |  |  |  |  |  |  |

＂Specify the I／O composition with a mark of＂$O$＂in the applicable composition column
A：No pull up MOS B：With pull up MOS C：CMOS Output
（2）Other Options

| I／O State at Halt Mode | $\square$ Enable | $\square$ Disable |
| :--- | :--- | :--- |
| External Crystal for Timer <br> （NDK ：MX－38T） | $\square$ Yes <br> $\left[\begin{array}{l}D_{14} \text { and } D_{15} \text { become XO and XI．} \\ D_{\text {not enter anything in I／O option }}^{\text {column of } D_{14} \text { and } D_{15} .}\end{array}\right.$ | $\square$ No |
| Internal Halt | $\square$ Yes <br> $\left[\begin{array}{l}\text { When selecting Crystal for Timer } \\ \text { and Oscillator except ceramic filter．}\end{array}\right.$ |  |

战 Mark＂$J$＂in＂$\square$＂for the selected spec．

Check list of Application
［A］Oscillation（for System Clock）

| CPG | 5V Operation | 3V Operation |
| :--- | :--- | :--- |
| Resistor | $\square R_{f}=62 \mathrm{k} \Omega \pm 2 \%$ | $\square R_{f}=270 \mathrm{k} \Omega \pm 2 \%$ |
| Ceramic Filter | $\square 800 \mathrm{kHz}: \square 400 \mathrm{kHz}$ |  |
| External Clock | $\square \mathrm{f}_{\mathrm{cp}}=130 \mathrm{~K}$ to 1000 kHz | $\square \mathrm{f}_{\mathrm{cp}}=130 \mathrm{~K}$ to 300 kHz |

的Mark＂$\sqrt{ }$＂in＂$\square$＂for the selected oscillation．
［B］External Halt

| External <br> Halt Mode | $\square$ Not used |
| :--- | :--- |
|  | $\square$ Used（Recovery with Feset） |
|  | $\square$ Used（Cannot be recovered） |

名 Mark＂$V$＂in＂$口$＂for the selected spec．

## HD404508, HD4074509

## Description

The HD404508, HD4074509 is a CMOS 4-bit single-chip HMCS400 series microcomputer providing high program productivity. It is suitable for a digital tuning system by virtue of its PLL frequency synthesizer with 160 MHz prescaler, IF counter, $\mathrm{A} / \mathrm{D}$ converter, and LCD driver incorporated in addition to ROM, RAM, I/O, timer, and serial interface. The HD4074509 is a ZTAT microcomputer incorporating PROM. It can dramatically shorten system development period and provide a smooth transition debugging to mass production.

## Features

- 4-bit CPU (HMCS400)
- 8192 words $\times 10$ bits ROM (HD404508)
- 16384 words $\times 10$ bits programmable ROM (HD4074509) (Program specification is compatible with 27256 type.)
- 512 digits $\times 4$ bits RAM
- I/O ports
-I/O ports: 29
-Input ports: 2
-Output ports: 16 (multiplexed with the LCD segment pins)
- PLL with prescaler (max. 160 MHz )
- 12 programmable reference frequency
-2-modulus prescaler ( $1 / 32,1 / 33$ )
-Phase comparator
-PLL lock detection circuit
- LCD driver
—Display duty: static, $1 / 2,1 / 3$
-Segment signal output pins: 28 (including 16 multiplexed pins with R ports)
-Common signal output pins: 3
- IF counter
-Gate time: $1 \mathrm{~ms}, 4 \mathrm{~ms}, 8 \mathrm{~ms}, \infty \mathrm{~ms}$
-Maximum input frequency: 15 MHz
- Two clock synchronous SCIs
- A/D converter ( 8 bits $\times 2$ channels)
- Three timer/counters
-8-bit timer (multiplexed with reload, event, PWM)
-8-bit timer (multiplexed with reload, event)
-20-bit timer (free-running, 125 ms interrupt)
- Instruction cycle time: $1.8 \mu \mathrm{~s}$
- Subroutine stack: 16 levels including interrupts
- Five external and six internal interrupts
- Package: 80-pin flat plastic package (FP80B)


## Program Development Support Tools

- Cross assembler and simulator software for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PC
- Programming socket adapter for programming the EPROM-on-chip device


## Ordering Information

| Part No. | ROM (Words) | Package |
| :--- | :--- | :--- |
| HD404508FS | 8192 <br> (Mask ROM) | FP-80B |
|  | 16384 <br> HD4074509FS <br>  <br>  |  |

## Pin Arrangement




## Pin Function

## Power supply

Vcc: Power supply voltage ( +5 V ) is applied to $\mathrm{V}_{\mathrm{cc}}$.
GND: Connected to the ground ( 0 V ).
$\mathbf{V c c}(\mathbf{P L L})$ : Connected to power supply for PLL (+5 V).
GND(PLL): Connected to the ground for PLL (OV).

## Test

TEST: Input for a factory test mode. Connected to the $\overline{\mathrm{V}}_{\mathrm{CC}}$ for normal operation.

## Reset

RESET: RESET resets the MCU.

## Oscillation

OSC1, OSC2: Input pins for the crystal oscillator circuits. Connected to the 4.5 MHz crystal resonator.

## Ports

D port ( $\mathrm{D}_{0}-\mathrm{D}_{13}$ ): The D port is an input/output port accessed on a bit basis. All $D_{0}-D_{13}$ are input/output pins. $D_{0}, D_{1}$ and $D_{2}$ are multiplexed with $\mathrm{INT}_{2}, \mathrm{INT}_{3}$ and $\mathrm{INT}_{4}$, respectively. $\mathrm{D}_{8}$ to $\mathrm{D}_{13}$ are multiplexed with $\mathrm{SCK}_{1}, \mathrm{SI}_{1}, \mathrm{SO}_{1}$, $\overline{\mathrm{SCK}_{2}}, \mathrm{SI}_{2}$, and $\mathrm{SO}_{2}$, respectively.
$\mathbf{R}$ ports (R0-R8): The $R$ ports are input/output ports accessed in 4-bit units.
However, R3 is a 3 -bit port and R4 a 2 -bit port. R0 to R3 are I/O ports; R5 to R8 output ports; and R4 an input port. The pins $\mathrm{R}_{2}$, $\mathrm{R} 5_{0},-\mathrm{R} 8_{3}, \mathrm{R} 4_{0}$, and $\mathrm{R} 4_{1}$ are multiplexed with $\mathrm{TO}_{1}, \mathrm{SEG} 28$-SEG13, $\overline{\mathrm{INT}} / 0 / \mathrm{TI}_{1}$, and $\mathrm{INT}_{1} / \mathrm{TI}_{2}$, respectively.

## Interrupt

$\overline{\text { INT }_{0}}$, INT $_{1}$, INT $_{2}$, INT $_{3}$, INT $_{4}:$ External interrupts for the MCU. These five pins are multiplexed with $\mathrm{R} 40 / \mathrm{TI}_{1}, \mathrm{R4}_{1} / \mathrm{TI}_{2}, \mathrm{D}_{0}, \mathrm{D}_{1}$ and $\mathrm{D}_{2}$, respectively.

## Serial communication interface

$\overline{\mathbf{S C K}_{1}}, \mathrm{SI}_{1}, \mathbf{S O}_{1}, \overline{\mathbf{S C K}_{2}}, \mathrm{SI}_{2}, \mathbf{S O}_{2}$ : These are transmit clock input/output pins ( $\left(\mathrm{SCK}_{1}, \mathrm{SCK}_{2}\right)$, serial data input pins $\left(\mathrm{SI}_{1}, \mathrm{SI}_{2}\right)$, and serial data output pins ( $\mathrm{SO}_{1}, \mathrm{SO}_{2}$ ) used for serial interface. $\overline{\mathrm{SCK}_{1}}, \overline{\mathrm{SCK}_{2}}, \mathrm{SI}_{1}, \mathrm{SI}_{2}, \mathrm{SO}_{1}$, and $\mathrm{SO}_{2}$ are
multiplexed with $D_{8}, D_{11}, D_{9}, D_{12}, D_{10}$, and $D_{13}$, respectively.

## Timer

$\mathbf{T I}_{1}, \mathbf{T I}_{2}, \mathbf{T O}_{1}$ : These are external clock input pins ( $\mathrm{TI}_{1}, \mathrm{TI}_{2}$ ) and timer output pin ( $\mathrm{TO}_{1}$ ) used for the timer. $\mathrm{TI}_{1}, \mathrm{TI}_{2}$, and $\mathrm{TO}_{1}$ are multiplexed with $\mathrm{R} 4_{0} / \overline{\mathrm{INT}_{0}}, \mathrm{R4}_{1} / \mathrm{INT}_{1}$, and $\mathrm{R3}_{2}$, respectively.

## Liquid crystal display

COM1, COM2, COM3, SEG1-SEG28: Thes are the common signal output pins (COM1COM3) and segment signal output pins (SEG1-SEG28) used for the LCD driver. The sixteen pins from SEG13 to SEG28 are multiplexed with $\mathrm{RB}_{3}-\mathrm{R} 8_{0}, \mathrm{R7}_{3}-\mathrm{R} 7_{0}, \mathrm{R6}_{3}-\mathrm{R} 6_{0}$, and $R 5_{3}-\mathrm{R}_{0}$, respectively.
V1, V2, V3: Power supply pins for the LCD.

## PLL

PLL (P): An input pin for 160 MHz max. of local oscillation output (VCO output). This pin becomes active when pulse swallow mode is selected during PLL enable. Since an alternating current amplifier is incorporated, local oscillation output should be latched after being filtered through a capacitor.

PLL (D): An input pin for 20 MHz max. of local oscillation output (VCO output). This pin becomes active when direct dividing mode is selected during PLL enable. Since an alternating current amplifier is incorporated, local oscillation output should be latched after being filtered through a capacitor.
$\phi 1, \phi 2$ : These pins are outputs of a phase comparator used by the PLL function. The same signal is output from $\phi 1$ and $\phi 2$.

## IF counter

IF: An input pin for intermediate frequency measurement. Since an alternating current amplifier is incorporated, local oscillation output must be latched after being filtered through a capacitor.

## AD converter

$\mathbf{A N}_{0}$, AN $_{1}$ : These pins are the AD converter input pins.

## Memory Map

## ROM Memory MAP

ROM memory map is shown in figure 1 and is explained below.

Vector address area (\$0000 to \$000F): Locations $\$ 0000$ through $\$ 000 \mathrm{~F}$ are reserved for JMPL instruction to branch to the start addresses of the reset routine and the interrupt service routine. After reset or interrupt routine is serviced, the program is executed from the vector address.

Zero page subroutine area (\$0000 to S003F): Locations \$0000 through \$003F are
reserved for subroutines. The program branches to the subroutine in $\$ 0000-\$ 003 \mathrm{~F}$ by the CAL instruction.

Pattern area (\$0000 to \$0FFF): The ROM data in locations $\$ 0000$ through \$OFFF can be referred to by the $P$ instruction.

## Program area

(\$0000 to S1FFF: HD404508, ):
( $\$ 0000$ to $\$ 3 F F F$ : HD4074509 ${ }^{\text {) }}$ : Locations $\$ 0000$ through $\$ 1 \mathrm{FFF}$, \$3FFF can be used for program code.


Figure 1. ROM Memory Map

## RAM Memory MAP

The MCU contains 512 digits $\times 4$ bits RAM comprising data area and stack area. In addition to these areas, interrupt control bits, special registers, and display data RAM are mapped to the same RAM memory space. RAM memory map (figure 2) is described in the following paragraphs.

Interrupt control bit area (\$000 to \$003, \$020 to \$023): The interrupt control bit area (figure3) is used to control interrupt. It can be accessed only by the RAM bit manipulation instruction. However, the interrupt request flag cannot be set by software. The RSP bit is used only to reset the stack pointer.

Special registers area (\$004 to \$01F, \$024 to \$03F): The special registers are the mode registers for external interrupt, serial interface, and timer, data direction and data registers for I/O ports. As shown in figure 2, these registers can be classified into three
types: write-only, read-only, and read/write registers.
Note that some of these registers cannot be accessed by the RAM bit manipulation instruction.

Data area ( $\$ 040$ to S01FF): The memory register (MR), 16 addresses deep (\$040-\$04F), can be accessed by the LAMR and XMRA instructions (figure 4).

Stack area (\$03C0 to \$03FF): The stack area is used for saving the contents of the program counter (PC), status (ST), and carry (CA). This area can be used as a 16 -nestinglevel subroutine stack in which one level requires 4 digits. The data to be saved and save conditions are shown in figure 4. The program counter is restored by the RTN and RTNI instructions. Status and carry are restored by the RTNI instruction only. Any space not used is available data storage.


| \$01A | TC1L | $R$ | TL1L |
| :---: | :---: | :---: | :---: |
| \$01B | $W$ |  |  |
|  | TC1U | $R$ | TL1U |
|  |  |  |  |


| \$01E | TC2L | $R$ | TL2L | $W$ |
| :--- | :---: | :---: | :---: | :---: |
| \$01F | TC2U | $R$ | TL2U | $W$ |
|  |  |  |  |  |

$\$ 028$

| IFC2 | R | IFC1 | W |
| :--- | :--- | :--- | :--- |

- 2: SEM/SEMD and REM/REMD instructions can be used for these registers.
* 3: TM/TMD instruction can be used for these registers. Reserved. Expandable.

| 0 | Interrupt Control Bits (1) |  | B | $\$ 000$ |
| :---: | :---: | :---: | :---: | :---: |
| 3 |  |  |  |  |
| 4 | Miscelaneous Reg. | (MIS) | R/W | \$004 * 3 |
| 5 | PLL Control Reg. A | (PCRA) | W | \$005 |
| 6 | PLL Control Reg.B.C(P) | B/PCRC) | R/W | \$006 * 1 * 3 |
| 7 | PLL Data Reg. A | (PDRA) | W | \$007 |
| 8 | PLL Data Reg. B | (PDRB) | W | \$008 |
| 9 | PLL Data Reg. C | (PDRC) | W | \$009 |
| 0 | PLL Data Reg. D | (PDRD) | W | \$00A |
|  | Fr+k | $\bar{x}+5$ | $-6 \times 7$ | \$00B |
| 2 | A/D Mode Reg. | (AMR) | W | \$00C |
|  | A/D Data Reg. Lower | (ADRL) | R | \$00D * 3 |
|  | A/D Data Reg. Upper | (ADRU) | R | \$OOE * 3 |
|  |  |  |  | \$00F |
|  | Serial Mode Reg. 1 | (SMR1) | R/W | \$010 * 2 - 3 |
|  | Serial Clock Reg. 1 | (SCR1) | W | \$011 * 2 |
|  | Serial Data Reg. 1 Lo | (SR1L) | R/W | \$012 - 3 |
|  | Serial Data Reg. 1 Up | (SR1U) | R/W | \$013 - 3 |
|  | Serial Mode Reg. 2 | (SMR2) | R/W | \$014 * 2 • 3 |
|  | Serial Clock Reg. 2 | (SCR2) | W | \$015 * 2 |
|  | Serial Data Reg. 2 Lo | (SR2L) | R/W | \$016 * 3 |
|  | Serial Data Reg. 2 Upp | (SR2U) | R/W | \$017 - 3 |
|  | Timer Mode Reg. 1 | (TMR1) | W | \$018 * 2 |
|  | Timer Output Reg. 1 | (TOR1) | R/W | \$019 * 2 * 3 |
|  | Timer 1 (T | 1L/TL1L) | R/W | \$01A * 1 * 3 |
|  | Timer 1 (TC | U/TL1U) | R/W | \$01B * 1 * 3 |
|  | Timer Mode Reg. 2 | (TMR2) | W | $\begin{aligned} & \$ 01 C \cdot 2 \\ & \$ 01 D \cdot 2 \cdot 3 \end{aligned}$ |
|  | Timer Output Reg. 2 | (TOR2) | R/W |  |
|  | Timer 2 | 2L/TL2L) | R/W | \$01E * 1 * 3 |
|  | Timer 2 (TC | U/TL2U) | R/W | \$01F * 1 * 3 |
|  | Interrupt Control Bits (2) |  | B | $\begin{aligned} & \$ 020 \\ & \$ 023 \end{aligned}$ |
|  |  |  |  |  |
|  | LCD Output Reg. | (LOR) | W | \$024 |
|  | LCD Control Reg. | (LCR) | W | \$025 |
|  | LCD Mode Reg. | (LMR) | W | \$026 |
|  |  |  | - | \$027 |
|  | IF Control Reg. 1.2 | 1/IFC2) | R/W | \$028* 1 * 3 |
|  | IF DATA Reg. A | (IFDA) | R |  |
|  | IF DATA Reg. B | (IFDB) | R | \$02A - 3 |
|  | IF DATA Reg. C | (IFDC) | R | \$02B * 3 |
|  | IF DATA Reg. D | (IFDD) | R | \$02C * 3 |
|  | 2kx |  |  | \$02D |
|  | Port Mode Reg. A | (PMRA) | W | \$02E |
|  |  | (P) | +4, | \$02F |
|  | Port RO DDR | (DDRO) | W | \$030 |
|  | Port R1 DDR | (DDR1) | W | \$031 |
|  | Port R2 DDR | (DDR2) | W | \$032 |
|  | Port R3 DDR | (DDR3) | W | \$033 |
| 52 |  |  |  | \$034\$03A\$03B |
|  | Port D DDR 0 | (DDRDO) | W |  |
|  | Port D DDR 1 | (DDRD1) | W | \$03C |
|  | Port D DDR 2 | (DDRD2) | W | \$03D |
|  | Port D DDR 3 | (DDRD3) | W | \$03E |
| 63 |  | 4, ${ }^{\text {a }}$ | $\cdots$ | \$03F |

Figure 2. RAM Memory Map


Figure 3. Configuration of Interrupt Control Bit Area (RAM Space)


Figure 4. Configuration of Memory Register, Stack Area and Stack Position

## Functional Description

## Registers and Flags

The MCU has nine registers and two flags for the CPU operations. They are illustrated in figure 5 and described in the following paragraphs.

Accumulator (A), B register (B): The 4-bit register accumulator and $B$ resgister are used to hold the results from the arithmetic logic unit (ALU), and to transfer data to/from memories, I/O, and other registers.
$W$ register ( $W$ ), $X$ register ( $X$ ), $Y$ register $(\mathbf{Y})$ : W register is a 2 -bit, and $X$ and $Y$ registers are 4-bit registers used for register indirect RAM addressing. Y register is also used for D -port addressing.

SPX register (SPX), SPY register (SPY): The 4 -bit registers SPX and SPY are used to assist the $X$ and $Y$ registers, respectively.

Carry (CA): Carry (CA) stores ALU overflow generated by the arithmetic operation. It is affected by the SEC, REC, ROTL, and ROTR instructions. Carry is pushed onto the stack during interrupt servicing, and popped from the stack by the RTNI instruction, but not by the RTN instruction.

Status (ST): Status (ST) latches ALU overflow generated by the arithmetic and compare instructions, Not Zero from ALU, and results of bit tests. It is a branch condition of the BR, BRL, CAL, and CALL instructions. The contents of the status remain unchanged until the next arithmetic, compare, or bit test instruction is executed. ST becomes 1 after the BR, BRL, CAL, or CALL instruction is executed irrespective of whether it is executed or skipped. The contents of the status are pushed onto the stack during interrupt servicing, and popped from the stack by the RTNI instruction, but not by the RTN instruction.

Program counter (PC): The 14 -bit program counter is a binary counter which holds a ROM address.

Stack pointer (SP): The 10-bit stack pointer contains the address of the next stack area. SP is initialized to \$3FF by MCU reset. It is decremented by 4 when data is pushed onto the stack, and is incremented by 4 when data is popped from the stack.
Since the upper 4 bits of SP are fixed to 1111, the stack can be used for up to 16 levels. SP is initialized to $\$ 3 F F$ in two ways; MCU reset and RSP bit reset with the REM or REMD instruction.


Figure 5. Registers and Flags

## (b) HITACHI

## Reset

## Power-on reset:

At power-on, the MCU automatically enters reset state for approximately 60 to 65 ms to assure oscillation stabilization time, and then the MCU recovers from that state.

## Reset by ReSET pin (reset from active mode, standby mode):

The MCU is reset at the rising edge of the reset signal. This signal should be asserted high for at least $3.6 \mu \mathrm{~s}$. The MCU is then reset for one instruction cycle time, after which reset is cancelled.

## Reset by RESET pin (reset from stop mode):

The MCU is reset at the rising edge of the reset signal. This signal should be asserted high for at least 20 ms . At the beginning of oscillation, the MCU automatically enters reset state for 60 to 65 ms to assure oscillation stabilization time, and then reset is cancelled.

## Read function:

The accessible RESET pin is mapped to the bit $0(\$ 004,0)$ of the miscellaneous register (MLS).
Note that from power-on to the begining of normal oscillation, the I/O pins are undefined since the I/O data direction registers are not initialized.Values initialized by MCU reset are shown in table 1 and table 2.

Table 1. Initial Value by MCU Reset

| Items |  | Initial Value by MCU Reset | Contents |
| :---: | :---: | :---: | :---: |
| Program Counter (PC) |  | \$0000 | Execute program from the top of ROM address |
| Status (ST) |  | 1 | Enable to branch with conditional branch instruction |
| Stack Pointer (SP) |  | \$3FF | Stack level is 0 |
| Interrupt <br> Flag/Mask | Interrupt Enable Flag (I/E) | 0 |  |
|  | Interrupt Pequest Flag (1F) | 0 |  |
|  | Interrupt Mask (IM) | 1 |  |
| PLL | PLL Control Register A, B, C (PCRA, PCRB, PCRC) | 0000 |  |
| A/D | A/D Mode Register (AMR) | 0000 |  |
| Serial Interface | Serial Mode Register 1, 2 (SMR1, SMR2) | $0000$ |  |
|  | Serial Clock Register 1, 2 (SCR1, SCR2) | $0000$ |  |
| Timer/ Counter | Timer Mode Register 1, 2 (TMR1, TMR2) | $0000$ |  |
|  | Timer Output Register 1, 2 (TOR1, TOR2) | $0000$ |  |
|  | Timer/Event Counter 1, 2 Lower, Upper (TC1L, TC1U, TC2L, TC2U) | 0000 |  |
|  | Timer 3 | Note 1 |  |
| LCD | LCD Output Register (LOR) | Note 2 |  |
|  | LCD Control Register (LCR) | 0000 |  |
|  | LCD Mode Register (LMR) | 0000 | After reset is cancelled, duty must be set by program |
| IF | IF Control Register 1, 2 (IFC1, IFC2) | 0000 |  |
|  | IF Counter Data Register A, B, C, D (IFDA, IFDB, IFDC, IFDD) | 0000 |  |
| 1/O | Port D Data Register | 1 |  |
|  | Port R0-R3 Data Register | Note 3 |  |
|  | Port RO-R3 DDR (DDRO, DDR1, DDR2, DDR3) | Note 4 |  |
|  | Port D DDR (DDRDO, DDRD1, DDRD2, DDRD3) | 0000 |  |
|  | Port Mode Register A (PMRA) | 0000 |  |

Note 1: Initial value of timer 3 by MCU reset
The initial value of depends on the value of the data retention bit ( $\mathrm{MIS}_{3}: \$ 004,3$ ).

| Item | Reset when power-on reset <br> or data retention bit is $\mathbf{0}$ | Reset when data retention <br> bit is $\mathbf{1}$ |
| :--- | :--- | :--- |
| Timer 3 | All bits become 0 and are initialized | Not initialized |
| Note 2: Initial value of the LCD output register by MCU reset |  |  |
| The initial value of the LCD output register depends on the value of the data retention bit (MIS ${ }_{3}$ : |  |  |
| $\$ 004,3)$. |  |  |
| Item | Reset when power-on reset <br> or data retention bit is $\mathbf{0}$ | Reset when data retention <br> bit is $\mathbf{1}$ |
| LCD output register | LCD output register becomes 0000 <br> and SEG/R-port pins become R port | Retained <br> (SEG/R port is not changed) |

Note 3: Initial value of the port RO-R3 data register by MCU reset The initial value of the port RO-R3 data register depends on the value of the data retention bit ( $\mathrm{MIS}_{3}$ : \$004, 3).

| Item | Reset when power-on reset <br> or data retention bit is $\mathbf{0}$ | Reset when data retention <br> bit is $\mathbf{1}$ |
| :--- | :--- | :--- |
| Port RO-R3 data register | 1 | Retained |

Note 4: Initial value of the R port data direction register by MCU reset Initial value of the R port data direction register depends on the value of the data retention bit ( $\mathrm{MIS}_{3}$ : $\$ 004,3$ ).

| Item | Reset when power-on reset <br> or data retention bit is $\mathbf{0}$ | Reset when data retention <br> bit is $\mathbf{1}$ |
| :--- | :--- | :--- |
| $R$ port data direction register | The $R$ port data direction register <br> becomes 0000 and $R$ port becomes <br> input port | Retained <br> $(1 / O$ of the $R$ port is not changed) |


| Items | Initial Value by MCU Reset from Active Mode | Initial Value by MCU Reset from Standby Mode | Initial Value by MCU Reset from Oscillation Stop Mode | Initial Value by MCU Reset from Power-on |
| :---: | :---: | :---: | :---: | :---: |
| Carry (CA) | The contents of the items just before MCU reset are not assured. <br> It is necessary to initialize them by software again. |  |  |  |
| Accumulator (A) |  |  |  |  |
| B Register (B) |  |  |  |  |
| W Register (W) |  |  |  |  |
| X/SPX Register <br> (X/SPX) |  |  |  |  |
| Y/SPY Register (Y/SPY) |  |  |  |  |
| PLL Data Register (PDRA, PDRB, PDRC, PDRD) |  |  |  |  |
| A/D Data Register Lower, Upper <br> (ADRL, ADRU) |  |  |  |  |
| Serial Data Register 1, <br> 2 Lower, Upper (SR1L, SR1U, SR2L, SR2U) |  |  |  |  |
| RAM | The contents of RAM just before MCU reset are retained |  |  | Same as above |
| Miscellaneous $\mathrm{MIS}_{3}$ | The contents of $\mathrm{MIS}_{3}$ just before MCU reset are retained |  |  | 0 |
| Register (MIS) MISo $_{0}$ | MISo reads RESET pin level at read operation |  |  |  |

## Interrupt

Eleven interrupt sources are available on the MCU: external requests ( $\mathrm{INT}_{0}, \mathrm{INT}_{1}, \mathrm{INT}_{2}, \mathrm{INT}_{3}$, $\mathrm{INT}_{4}$ ), timers (TIMER 1, TIMER 2, TIMER 3), A/D converter, and serial interfaces (SERIAL 1, SERIAL 2). For each source, an interrupt request flag (IF) and interrupt mask (IM) are provided to control and maintain the interrupt requests. To control the entire interrupt process, the interrupt enable flag (I/E) is provided.
Since the vector addresses are shared between timer 1 and $\mathrm{INT}_{2}$, between $\mathrm{A} / \mathrm{D}$ and $\mathrm{INT}_{3}$, between timer 2 and $\mathrm{INT}_{4}$, and between serial 1 and serial 2 , determining which request occurs must be done by software.

Interrupt control bits and interrupt processing: The interrupt control bits are mapped to addresses $\$ 000$ through $\$ 003$, and $\$ 020$ through $\$ 023$ of RAM space and are accessed by the RAM bit manipulation instruction.
However, interrupt request flag IF cannot be set by software.
The interrupt enable flag (I/E) and interrupt request flag (IF) are set to 0 , and the interrupt mask (IM) is initialized to 1 by MCU reset.
An interrupt control circuit block diagram is shown in figure 6. Interrupt priority and vector addresses are shown in table 3, and the interrupt processing conditions for 11 different interrupt types in table 4.
When interrupt request flag is 1 and interrupt mask is 0 , an interrupt request is generated. If the interrupt enable flag is 1 at that time, interrupt processing activates. Then a vector address corresponding to the interrupt request is generated from priority PLA.
An interrupt processing sequence and flowchart are shown in figures 7 and 8 respectively. When an interrupt is received, the current instruction execution finishes at the first cycle, I/E is reset at the second cycle, then the contents of the carry, status, and program counter are pushed onto the stack in the second and third cycles, and the program jumps to the vector address to restart instruction execution in the third cycle. For each vector address area, the JMPL instruction must be programmed to branch the starting address of interrupt routine. The interrupt request flag which causes interrupt
processing must be reset by software in an interrupt routine.

Interrupt enable flag (I/E: \$000, 0): The interrupt enable flag controls enable/disable of all interrupt requests. It is reset by interrupt processing and set by the RTNI instruction. (See table 5.)

External interrupts ( $\overline{I N T}_{\mathbf{0}}$, INT $_{1}$, INT $_{2}$, $\mathbf{I N T}_{3}$, INT $_{4}$ ): Five external interrupt pins are provided for the MCU. The external interrupt request flag is set at the falling edge of the $\overline{\mathrm{INT}_{0}}$ input. It is set at the rising edge of the $\mathrm{INT}_{1}, \mathrm{INT}_{2}, \mathrm{INT}_{3}$, and $\mathrm{INT}_{4}$ inputs. When using $\overline{\mathrm{INT}_{0}}$ and $\mathrm{INT}_{1}$, interrupt input should be enabled by setting the external interrupt enable bit of the timer output register (TOR1: \$019, TOR2: \$01D). If the interrupt enable bit is reset, the external interrupt request flag is not set and interrupt processing is not performed since input signal itself is maskes. (See section "Timer".)
When using $\mathrm{INT}_{2}, \mathrm{INT}_{3}$, and $\mathrm{INT}_{4}$, the corresponding bits of port mode register A (PMRA: $\$ 02 \mathrm{E}$ ) select external interrupt input. If port mode register $A$ is set, the corresponding data direction register bit is reset automatically to input. If port mode register $A$ is reset, external interrupt request flag is not set in spite of external interrupt signal input and interrupt processing is not performed since the external interrupt input signal is masked.

External interrupt requrst flags (IFO: S001, 0 IF1: \$001, 2 IF2: \$022, 0 IF3: 002, 2 IF4: \$023, 0): External interrupt request flag IFO is set at the falling edge of the $\mathrm{INT}_{0}$ input. IF1-IF4 are set at the rising edge of $\mathrm{INT}_{1}-\mathrm{INT}_{4}$. (See table 6.)

External interrupt masks (IM0: \$001, 1 IM1: S001, 3 IM2: \$022, 1 IM3: \$022, 3 IM4: \$023,1): The external interrupt request masks mask the interrupt request from the external interrupt request flag. (See table 7.)

Port mode register A (PMRA: \$02E): Port mode register $A$ is a 3 -bit write-only register which controls the $\mathrm{D}_{0} / \mathrm{INT}_{2}, \mathrm{D}_{1} / \mathrm{INT}_{3}$, and $\mathrm{D}_{2} /$ $\mathrm{INT}_{4}$ pins as shown in figure 9.
Port mode register $A$ is initialized to $\$ 0$ by MCU reset, so that these pins are all set to D port I/O pins after reset.

## HD404508, HD4074509

Table 3. Vector Addresses and Interrupt Priority

| Reset, interrupt | Priority | Vector address |
| :---: | :---: | :---: |
| RESET | - | \$0000 |
| TIMER3 | 1 | \$0002 |
| $\overline{\mathrm{INT}}$ | 2 | \$0004 |
| $\mathrm{INT}_{1}{ }^{\text { }}$ | 3 | \$0006 |
| TIMER1/INT ${ }_{2}$ | 4 | \$0008 |
| INT3/A/D | 5 | \$000A |
| TIMER2/! ! $_{\text {IT }}^{4}$ | 6 | \$000c |
| SERIAL2/SERIAL1 | 7 | \$000E |

Table 4. Interrupt Servicing Conditions

| Interrupt Control Bit | Interrupt Source |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TIMER3 | $\overline{\text { INTO }}$ | INT1 $^{1}$ | TIMER1 /INT 2 | $\begin{aligned} & \mathrm{INT}_{3} \\ & / \mathbf{A} / \mathrm{D} \end{aligned}$ | TIMER2 /INT4 | SERIAL1 /SERIAL2 |
| 1/E | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| IFT3. $\overline{\mathrm{MT} 3}$ | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| IFO.1M0 | * | 1 | 0 | 0 | 0 | 0 | 0 |
| IF1. $\overline{\text { IM1 }}$ | * | * | 1 | 0 | 0 | 0 | 0 |
| IFT1. $\overline{\mathrm{IMT1}}+\mathrm{IF2}$ •IM2 | * | * | * | 1 | 0 | 0 | 0 |
| IF3.IM3 + IFAD $\overline{\text { IMAD }}$ | * | * | * | * | 1 | 0 | 0 |
| IFT2.IMT2 + IF4.IM4 | * | * | * | * | * | 1 | 0 |
| IFS2.IMS2 + IFS 1-IMS1 | * | * | * | * | * | * | 1 |

* : Both 0 and 1 do not affect operation


Figure 6. Interrupt Control Circuit Block Diagram


Figure 7. Interrupt Servicing Sequence


Figure 8. Interrupt Servicing Flowchart

Table 5. Interrupt Enable Flag ( $\mathbf{( 0 0 0 , 0}$ )

| Interrupt Enable <br> Flag (I/E) | Interrupt Enable <br> /Disable |
| :--- | :--- |
| 0 | Disable |
| 1 | Enable |

Initiar value 0, R/W
Table 6. External Interrupt Request Flag (\$001,0, \$001,2, \$002,2, \$022,0, \$023,0)

Table 7. External Interrupt Mask (\$001, 1, \$001,3, \$002,3, \$022,1, \$023,1)

External Interrupt Mask
(IMO, IM1, IM2, IM3, IM4) Interrupt Requests

| 0 | Enable |
| :--- | :--- |
| 1 | Disable (masks) |

Initial value 1, R/W

External Interrupt
Request Flag
(IFO, IF1, IF2, IF3, IF4) Interrupt Requests

| 0 | No |
| :--- | :--- |
| 1 | Yes |

Initial value 0, R/W (cannot be set to 1 )


Notes: • '-': reserved bit

- SEM/SEMD and REM/REMD instructions cannot be used.

Figure 9. Port Mode Register A (PMRA: \$02E)

## Low Power Dissipation Mode

The MCU has two low power dissipation modes, standby mode, stop mode. The function of the low power dissipation mode is
shown in table 8. CPU state transition between low power dissipation modes is shown in figure 10.

## Table 8. Low Power Dissipation Mode

|  |  | Conditions |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low <br> Power <br> Dissipation <br> Mode | Instruction | Oscillator circuit | Instruction <br> Execution <br> ( $\phi$ CPU*2) | Interrupt Function ( $\phi$ PER ${ }^{* 3}$ ) | RAM | Register, Flag | Input/ <br> Output Pin | Timer 1,2,3 <br> Serial <br> Interface 1, <br> 2, A/D, <br> IF counter, LCD,PLL <br> ( $\phi$ PER ${ }^{* 3}$ ) |
| Standby <br> Mode | SBY instruction | Active | Stop | Active | Retained | Retained | Retained | Active |
| Stop <br> Mode | Stop instruction | Stop | Stop | Stop | Retained | Reset * 1 | R port: retained <br> D port: high impedance | Stop |

* 1) The MCU recovers from STOP mode by Reset input. Refer to table 1 of section "Reset" for the contents of the flags and registers.
*2) $\phi$ CPU: System clock
*3) $\phi$ PER: Interrupt, peripheral function clock


Figure 10. CPU State Transition

Active Mode: In active mode, the MCU operates depending on the clock generated from the OSC1 and OSC2 oscillator circuits.

Standby Mode: The MCU enters standby mode when a SBY instruction is excuted. In this mode, an oscillator, interrupt, timer, serial interface, A/D, LCD, PLL, and IF counter continue to operate, but all instruction-related clocks stop.
This in turn stops the CPU, retains all RAM and register contents, and maintains current I/O pin status.

The standby mode is terminated by a RESET or interrupt request. After an interrupt request, the MCU resumes by executing the next instruction following the SBY instruction. Then, if the interrupt enable flag is 1 , the interrupt is processed. If the interrupt enable flag is 0 , the interrupt request is left pending and normal instruction execution continues.

MCU operating flowchart in standby mode is
shown in figure 11.
Stop Mode: The MCU enters stop mode when a stop instruction is executed. In this mode, the oscillator stops, causing all MCU functions to also stop.

The stop mode is terminated by a RESET input as shown in figure 12. Reset must be High for at least 20 ms to stabilize oscillation. During stop mode, all RAM contents are retained.

When the MCU resumes after stop mode, the accuracy of the contents of the accumulator, B register, W register, X/SPX register, Y/SPY register, carry, and serial data register cannot be guaranteed.

MCU Operation Sequence: The MCU operates according to the flowcharts shown in figures 13 and 14. The RESET is an asynchronous input, which resets the MCU regardless of the MCU state.


Figure 11. A Standby Mode Flowchart


Figure 12. Timing Diagram When Canceling Stop Mode


Figure 13. MCU Operation Sequence (MCU Operation Cycle)


Figure 14. MCU Operation Sequence (Low Power Mode Operation)

## PLL Function

The PLL function performs phase comparison between an external input signal and an internal reference signal, and outputs a comparison result signal. Block diagram is shown in figure 15.

## PLL Features:

- 12 programmable reference frequencies (1, $2,5,6.25,9,10,12.5,18,20,25,50,100 \mathrm{kHz}$ )
- Two dividing modes
-Pulse swallow mode divide ratio: 1024 to (2 $2^{15}-1$ )
-Direct mode divide ratio: 4 to ( $2^{15}-1$ )
- Two independent comparison output signal pins
- PLL lock detection function

Reference frequency generator: The reference frequency generator divides source oscillation ( 4.5 MHz ) to generate twelve different reference frequencies $\mathrm{f}_{\mathrm{r}}: 1,2,5,6.25,9$, $10,12.5,18,20,25,50$, and 100 kHz . Any of them can be selected by programming bit 0 to bit 3 of PLL control register A (PCRA $0_{0}$ $\mathrm{PCRA}_{3}$ ).

Variable divider: The variable divider is a down-counter composed of a 5 -bit M counter and a 10-bit A counter. In direct dividing
mode, the variable divider functions as a $15-$ bit down-counter with connected $M$ and $A$ counters to perform the auto-reload function. In pulse swallow dividing mode, both $M$ and A counters function as down-counters which input 2 -modulus prescaler (mode 1/33) output. When the $M$ counter reaches 0 , 2modulus prescaler mode changes from $1 / 33$ to $1 / 32$, and the A counter continues to count. When the $A$ counter reaches 0 , the $M$ and $A$ counters are auto-reloaded and start counting again. The dividing mode (direct or pulse swallow) can be selected by programming bit 2 of PLL control register $\mathrm{B}\left(\mathrm{PCRB}_{2}\right)$. Divide value should be set in the PLL data register . The value is set in the PLL reload register via the PLL data register. The contents of the PLL data register ( 15 bits) are loaded in the PLL reload register automatically by the write instruction to the lower four bits of the PLL data register (PDRA register). Therefore, data must be written in the registers in the following order: PDRD, PDRC, PDRB, and PDRA.

Phase comparator: The phase comparator detects phase difference between the reference frequency ( $f_{r}$ ) and the output signal ( $f_{v}$ ) from the variable divider. The result is output from the $\phi 1$ and $\phi 2$ pins, as shown in figure 16 , figure 17.


Figure 15. PLL Function Block Diagram


Figure 16. State Diagram (Phase Comparator)


Figure 17. Input/Output Waveform (Phase Comparator)

Lock detection circuit: If the phase difference between the reference frequency ( $f_{r}$ ) and a signal ( $\mathrm{f}_{\mathrm{v}}$ ) generated by dividing an external input signal through the variable divider is less than a specified value $\pm \alpha$, PLL is assumed to be locked and bit 3 of the PLL control register $\mathrm{C}\left(\mathrm{PCRC}_{3}\right)$ is set. The set condition of $\mathrm{PCRC}_{3}$ is shown in figure 18. $\mathrm{PCRC}_{3}$ is reset automatically after being read. Note: Value $\alpha$ varies with programming bit 0 and bit 1 of PLL control register B (PCRB $_{0}$, $\mathrm{PCRB}_{1}$ ).
When entering the stop mode, set $\mathrm{PCRB}_{3}$ to 0 and PLL is disabled. PLL (P) and PLL (D) are pulled down to the GND so that current is not consumed by the alternate amplifier.

PLL control register A (PCRA: S005): PLL control register A is a 4 -bit write-only register (figure 19).

PLL control registers B, C (PCRB: \$006, PCRC: \$006): PLL control register B is a 4-bit write-only register. PLL control register C is a 1-bit read-only register(figure 20).

PLL data register A (PDRA: S007)
PLL data register B (PDRB: \$008)
PLL data register C (PDRC: \$009)
PLL data register D (PDRD: S00A): PLL data registers $\mathrm{A}, \mathrm{B}$ and C are 4 -bit write-only registers, and PLL data register $D$ is a 3 -bit write-only register (figure 21).


Figure 18. PCRC $_{3}$ SET Condition


| PCRA $_{3}$ | PCRA $_{2}$ | PCRA $_{1}$ | PCRA $_{0}$ | Reference frequency (kHz) |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 5 |
| 0 | 0 | 1 | 0 | 6.25 |
| 0 | 0 | 1 | 1 | 9 |
| 0 | 1 | 0 | 0 | 10 |
| 0 | 1 | 0 | 1 | 12.5 |
| 0 | 1 | 1 | 0 | 25 |
| 0 | 1 | 1 | 1 | 50 |
| 1 | 0 | 0 | 0 | 2 |
| 1 | 0 | 0 | 1 | 10 |
| 1 | 0 | 1 | 0 | 12.5 |
| 1 | 0 | 1 | 1 | 18 |
| 1 | 1 | 0 | 0 | 20 |
| 1 | 1 | 0 | 1 | 25 |
| 1 | 1 | 1 | 0 | 50 |
| 1 | 1 | 1 | 1 | 100 |

SEM/SEMD and REM/REMD instructions cannot
be used.
Figure 19. PLL Control Register A (PCRA: \$005)


SEM/SEMD and REM/REMD instructions cannot be used.

Figure 20. PLL Control Register B, C (PCRB: \$006, PCRC: \$006)


Figure 21. PLL Data Register and PLL Reload Register

## IF Counter

## IF Counter Features:

- Resolution: 16 bits
- Gate time: 1, 4, 8, $\infty \mathrm{ms}$
- Input signal: 15 MHz max.

IF Counter Function: The IF counter is a 16bit binary counter whose data can be read. It is used to detect a stop signal during autosearch tuning; if a desired IF frequency range is found by counting the input frequency of the IF pin during auto-search tuning, it can be assumed that a radio station exists on the received frequency. The block diagram of the IF counter is shown in figure 22.
Count time (gate signal) of the IF counter can be selected from among 1, 4, 8 and $\infty \mathrm{ms}$ by the IF counter control register. After all, the frequency input to the IF pin can be measured by counting the number of pulses input to the IF counter within the selected count time.
The IF counter is reset by clearing the IF clear start bit of the IF counter control register, and initiates counting by setting the IF clear start
bit. When the IF clear start bit is set, the busy bit is set, and when counting is terminated, it is cleared. Accordingly, whether or not counting is being performed can be acknowledged by software. Note that when entering into the stop mode, $\mathrm{IFC1}_{3}$ must be set to 0 and the IF counter must be disabled. The IF pin is pulled down to the GND, so that current is not consumed by the alternate amplifier.

IF conter control register 1 (IFC1: \$028): IF counter control register 1 is a 4 -bit writeonly register (figure 23).

IF counter data register A (IFDA: \$029) IF counter data register B (IFDB: \$02A) IF counter data register C (IFDC: \$02B) IF counter data register $D$ (IFDD: S02C): IF counter data registers $A$ to $D$ are 4 -bit read-only registers. The most significant digit is IFDD, the other bits are, in order: IFDC, IFDB, and IFDA (figure 24).

IF counter control register 2 (IFC2: \$028): IF counter control register 2 is a 1-bit read-only register (figure 25).


Figure 22. IF Counter Block Diagram

Gate Signal: The IF counter's gate signal time is specified by the IF counter control register 1. The basic clock timing is a 1 ms pulse generated asynchronously with an instruction. Dividing this clock produces a 1, 4, or 8 ms gate signal. (Gate signal is selected among 1, 4, 8, $\infty \mathrm{ms}$.) Accordingly, even if the IF clear start bit of the IF counter control register 1 is set to initiate counting, the IF counter does not start counting until the first basic clock is generated after executing the current instruction. Time difference between the busy bit and the actual gate signal is max. 1 ms , independent of the specified gate time, since basic clock timing is 1 ms .
Note: Precautions when gate signal $\infty$ is selected.
When gate signal $\infty$ is selected, the counter always operates by the IF input signal. Consequently, if data is read at counter update wrong data may be read. Thus, a gate must
be closed once before data is read. To close a gate in the $\infty$ mode, a value other than $\infty$ should be set in the gate signal selection bits (bit 1,0) during setting of the IF enable bit (bit 3) and IF clear start bit (bit 2) of the IF counter control register 1 to 1 .
To continue counting after data read, the $\infty$ mode should be set again. Make certain that the counter does not operate while the gate is being closed.
Accordingly, gate closure time should be considered when counting continues after data read.
When gate signal $\infty$ is selected, the IF counter does not start counting until the first basic clock is generated after executing the current instruction (max. 1 ms ) even if the IF clear start bit of the IF counter control register is set to initiate counting.
Busy signal is invalid for the gate signal $\infty$ mode.


Figure 23. IF Counter Control Register 1 (IFC1: \$028)


Figure 24. IF Counter Data Register (IFDA: \$029, IFDB: \$02A,IFDC: \$02B, IFDD: \$02C)


Figure 25. IF Counter Control Register 2 (IFC2: \$028)

## Serial Interface

The serial interface is used to transmit/ receive 8-bit data serially. The MCU has two serial interfaces, serial 1 and serial 2. The serial interfaces consist of the serial data registers (SR1, SR2), the serial mode registers (SMR1, SMR2), the serial clock registers (SCR1, SCR2), the octal counter, and the multiplexer as illustrated in figure 26.
Pins $\mathrm{D}_{8} / \overline{\mathrm{SCK}_{1}}, \mathrm{D}_{11} / \overline{\mathrm{SCK}_{2}}, \mathrm{D}_{9} / \mathrm{SI}_{1}, \mathrm{D}_{12} / \mathrm{SI}_{2}, \mathrm{D}_{10} /$ $\mathrm{SO}_{1}, \mathrm{D}_{13} / \mathrm{SO}_{2}$, and STS instruction are controlled by the serial mode register. The serial clock register controls the transfer clock. The contents of the serial data register can be written into or read out by software. The data in the serial data register can be shifted synchronously with the transfer clock signal.
Serial interface operation is initiated by the STS instruction while the enable bit of the target serial interface (bit 3 of the serial mode register of each serial interface) is set. The octal counter is reset to $\$ 0$ by the STS instruction. The counter starts to count at the
falling edge of the transfer clock signal ( $\overline{\mathrm{SCK}_{1}}$, $\overline{\mathrm{SCK}_{2}}$ ) and increments by one at the rising edge of the signals.
When the octal counter is reset to $\$ 0$ after eight transfer clock signals, or when a transmit/receive operation is discontinued by resetting the octal counter, the serial interrupt request flag will be set.
To control two serial interfaces by executing the STS instruction once, an enable bit (bit 3) of the serial mode register is provided for each serial interface. When the STS instruction is executed, the serial interface of which an enable bit is set starts to operate. If both enable bits are reset, the serial interface does not operate even if the STS instruction is executed. If both enable bits are set, two serial interfaces can be operated by executing the STS instruction once.
The enable bit is reset after the STS instruction execution automatically.
Consequently, to operate the serial interface, the STS instruction should be executed after setting an enable bit.


Figure 26. Serial Interface Block Diagram

## HD404508, HD4074509

Serial Mode Registers (SMR1: \$010, SMR2:
\$014): The 4 -bit write-only serial mode registers control the serial interface operation and the pins $\overline{\mathrm{SCK}_{1}}, \mathrm{SCK}_{2}, \mathrm{SI}_{1}, \mathrm{SI}_{2}, \mathrm{SO}_{1}$, and $\mathrm{SO}_{2}$ as shown in figure 27.
The write signal to the serial mode register initializes the operating state of the serial interface.
The write signal to the serial mode register stops the serial data register and octal counter from applying transfer clock, and it also resets the octal counter to $\$ 0$ simultaneously. Therefore, when the serial interface is in the "Transfer State", the write signal causes the serial mode register to cease the data transfer and to set the serial interrupt request flag.
The contents of the serial mode register is invalid until the second instruction is executed after a write instruction. Therefore, it will be necessary to execute the STS instruction after the data in the serial mode register has been changed completely. The serial mode register will be reset to $\$ 0$ by MCU reset.
Bit 3 of the serial mode register is an enable bit for the serial interface. To operate the serial interface, this bit should be set before executing the STS instruction.
If the STS instruction is executed while the enable bit is set, the serial interface starts to operate. If the STS instruction is executed while the enable bits of both serial interfaces are set, two serial interfaces start to operate. The internal clocks of SERIAL 1 and SERIAL 2 are asynchronous each other.

The enable bit is automatically reset after the STS instruction execution.

Serial Clock Registers (SCR1: S011, SCR2: \$015): The serial clock register is a 3 -bit write-only register which controls the transfer clock source and prescaler divide ratio as shown in figure 28. A write signal to the serial clock register initializes internal state of the serial interface. A write signal to the serial clock register stops the serial data register and octal counter from applying transfer clock, and it resets the octal counter. Therefore, when the serial interface is in the transfer state, the write signal to the serial clock register stops the data transfer and sets the serial interrupt request flag.

Serial Data Registers (SR1L: \$012, SR1U: \$013, SR2L: \$016, SR2U: \$017): The 8 -bit read/write serial data register consists of a lower digit (SR1L: \$012, SR2L: \$016) and a higher digit (SR1U: \$013, SR2U: \$017).
The data in the serial data register will be output from the $\mathrm{SO}_{1}$ and $\mathrm{SO}_{2}$ pins, from LSB to MSB, synchronously with the falling edge of the transfer clock. At the same time, external data will be input from the $\mathrm{SI}_{1}$ and $\mathrm{SI}_{2}$ pins to the serial data register, to LSB first, synchronously with the rising edge of the transfer clock. Figure 29 shows the I/O timing chart for the transfer clock signal and the data. The read/write operations of the serial data register should be performed after the completion of data transmit/receive. Otherwise the data may not be guaranteed.


Figure 27. Serial Mode Register (SMR1: \$010, SMR2: \$014) and Operation Mode Selection

Table 9. Serial Interrupt Request Flag (IFS2: \$003,2, IFS1: \$023,2)

Serial Interrupt Request Flag

Interrupt Requests

| 0 | No |
| :--- | :--- |
| 1 | Yes |

Initial value: 0, R/W
Note: Reset by the REM and REMD instructions. 1 cannot be set by software. Tested by the TM and TMD instructions.

Table 10. Serial Interrupt Mask (IMS2: \$003, 3, IMS1: \$023, 3)

| Serial interrupt mask | Interrupt Requests |
| :--- | :--- |
| 0 | Enabled |
| 1 | Masked (held) |

Initial value: 1, R/W
Note: REM, REMD, SEM, SEMD, TM, and TMD instructions can be used.

| - | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- |

$\longleftarrow 0 \longrightarrow$ (Initial value)


| SCR1, SCR2 |  |  | $\begin{aligned} & \mathrm{D}_{8} / \overline{\mathrm{SCK}} \\ & \mathrm{D}_{11} / \overline{\mathrm{SCK}_{2}} \end{aligned}$ | Clock source | Prescaler divide ratio | System clock divide ratio |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 2 | Bit 1 | Bit 0 |  |  |  |  |
| 0 | 0 | 0 | $\overline{\text { SCK }_{1}}, \overline{\text { SCK }} 2$ output | Prescaler | $\div 2,048$ | $\div 4,096$ |
| 0 | 0 | 1 | $\overline{\text { SCK }}$, $\overline{\text { SCK }}$ 2 output | Prescaler | $\div 512$ | $\div 1,024$ |
| 0 | 1 | 0 | $\overline{\mathrm{SCK}_{1}}, \overline{\mathrm{SCK}_{2}}$ output | Prescaler | $\div 128$ | $\div 256$ |
| 0 | 1 | 1 | $\overline{\text { SCK }_{1}}, \overline{\text { SCK }}$ 2 output | Prescaler | $\div 32$ | $\div 64$ |
| 1 | 0 | 0 | $\overline{\mathrm{SCK}}$,,$\overline{\text { SCK }}$ 2 output | Prescaler | $\div 8$ | $\div 16$ |
| 1 | 0 | 1 | $\overline{\mathrm{SCK}_{1}}, \overline{\text { SCK }}$ 2 output | Prescaler | $\div 2$ | $\div 4$ |
| 1 | 1 | 0 | $\overline{\mathrm{SCK}_{1}}, \overline{\mathrm{SCK}_{2}}$ output | System clock | - | $\div 1$ |
| 1 | 1 | 1 | $\overline{\text { SCK }_{1}}, \overline{\text { SCK }_{2}}$ Input | External clock | - | - |

Note: '-' ; reserved bit.

Figure 28. Serial Clock Register (SCR1: \$011, SCR2: \$015)


Figure 29. Serial Interface I/O Timing Chart

Serial Interrupt Request Flag (IFS1: \$023 bit 2, IFS2: $\$ 003$ bit 2): The serial interrupt request flag is set when the octal counter counts eight transfer clock signals, or when data transfer is discontinued by resetting the octal counter. See table 9.

Serial Interrupt Mask (IMS1: \$023 bit 3, IMS2: \$003 bit 3): The serial interrupt mask masks the interrupt request. See table 10.

Selection and Change of the Operation Mode: The serial interface operation modes which are determined by a combination of the value in the serial mode register are shown in figure 27.

Operating State of Serial Interface: The serial interface has four operating states, transfer disable state, STS waiting state, transfer clock waiting state, and transfer state, as shown in figure 30.
The transfer disable state is the initialization state of the serial interface. In this state, the serial interface does not operate even if the STS instruction is executed or the transfer clock is applied. Setting the enable bit of the desired serial interface enters it into STS waiting state.
When the STS instruction is executed in this state, the serial interface becomes transfer clock waiting state and serial transfer is enabled. When both enable bits of the serial interface 1 and 2 are set before executing the STS instruction, two serial interfaces start to
operate. If the transfer clock is applied during the transfer clock waiting state, the serial interface changes to transfer state, while the octal counter counts up and the serial data register changes simultaneously. However, if the consecutive clock output mode is selected, only transfer clock is output consecutively without transfer.
In the transfer state, the octal counter becomes 000 by 8 transfer clocks and the serial interrupt flag is set. At this time, if internal clock is selected, the serial interface changes to the transfer disable state, and if external clock is selected, it changes to the transfer clock waiting state. A write signal to the serial mode register during the transfer state resets the octal counter to 000 to stop transfer and sets the interrupt request flag simultaneously.

Example of Transfer Clock Error Detection: The serial interface malfunctions when the transfer clock is disturbed by external noises. In this case, transfer clock error can be detected by the procedure shown in figure 31. If more than 8 transfer clocks are applied in the transfer clock waiting state, the state of the serial interface changes as the following sequence: first, transfer state, second, transfer clock waiting state, and third, transfer state again. The serial interrupt flag should be reset before entering into the STS waiting state by writing data to the serial mode register. This procedure causes the serial interrupt request flag to be set again.


Figure 30. Operating State of Serial Interface


Figure 31. Example of Transfer Clock Error Detection

## Timer

The MCU contains a prescaler, two timer/ counters (timer-1, 2) and time-base prescaler (timer 3).Figures 32, 33 and 34 show the block diagrams of the timers.

Prescaler: The input to the prescaler is a system clock signal. The prescaler is initialized to $\$ 000$ by MCU reset before dividing the system clock. The prescaler keeps counting up except in MCU reset and stop mode. Timer input clock and serial transfer clock are selected by the timer mode registers (TMR1, TMR2) and serial clock registers (SCR1, SCR2) among prescaler outputs.

Operation of Timer 1, Timer 2: Timer 1 and 2 are multifunctional timers. They can be used as a free-running timer, event counter, reload timer, or PWM circuit (Timer 2 does not have a PWM function). Each function is selected by the timer mode register (TMR1, TMR2) and timer output register (TOR1, TOR2).
The timer/counter (TC1, TC2) is initialized to $\$ 00$ by MCU reset, and it starts to count up every input signal. As an input clock, the clock divided by the prescaler and an external clock can be used. When an external clock input is selected, external interrupt must be inhibited by setting the external interrupt mask bit (IM0 or IM1) since the external clock input pin is multiplexed with the external interrupt pin. (External interrupt cannot be inhibited by setting the interrupt enable bit of the timer output register.) If an input clock is applied after the timer counter reaches $\$ F F$, the timer interrupt request flag (IFT1, IFT2) is set. If an auto-reload function is not selected, timer 1 and 2 function as free-run-
ning timer/event counter and continue to count up after returning to $\$ 00$. If the autoreload function is selected, they are reload timers.
The timers initiate counting up from the timer load register (TLR1, TLR2) value loaded in the timer counter for each clock input after the timer counter reaches $\$ F F$.
Timer 1 has a timer output circuit. This circuit changes output level when a clock is input after the timer counter reaches $\$ F F$. An optional cycle clock signal can be output by combining this circuit and the reload timer. Also this output circuit becomes PWM output circuit if PWM function is specified by the timer output register. One cycle of the PWM output is 256 input clocks. The output becomes 1 during the time for the number of clocks set in the timer load register, and becomes 0 during the other time.
To obtaine the voltage level in proportion to the value set in the timer load register, PWM output should be combined with low-pass filter.

Timer 3 Operation: Timer 3 is a prescaler which sets interrupt request flag (IFT3) every 125 ms .

- Timer interrupt request flag (IFT3: $\$ 000$ bit 2)
- Timer interrupt mask (IMT3: \$000 bit 3)

The timer interrupt mask masks the timer 3 interrupt request.

Timer 3 is initialized in the following condition.

- Power-on Reset
- MCU Reset when the data retention bit (MIS 3 : $\$ 004,3$ ) is 0.


Figure 32. Timer 1 Block Diagram


Figure 33. Timer 2 Block Diagram


Figure 34. Timer 3 Block Diagram

Timer Mode Register 1, 2 (TMR1: \$018, TMR2: \$01C): The timer mode register is a 4bit write-only register which selects the autoreload function, input clock, and prescaler divide ratio as shown in figure 35.
The timer mode register is initialized to $\$ 0$ by MCU reset.
The operation mode of the timer mode register is changed at the second instruction cycle after the timer mode register is written to. Initialization of the timer by a write to the timer mode register should be performed after the operation mode is completely changed.

Timer Output Register (TOR1: \$019, TOR2: S01D): The timer output register is a 4-bit read/write register which controls the
timer output mode, PWM output, and external interrupts as shown in figure 36.
If bit 0 and 1 of the timer output register are set in the mode except for timer output disable mode, the pin becomes timer output pin automatically.
Combination of these modes and each mode of the timer 1 to 3 can produce optional frequency and optional duty clock signal. When PWM output is set, the timer output pin becomes PWM output pin independently of the timer output mode.
The timer output register is initialized to $\$ 0$ by MCU reset.
The operation mode of the timer output register is changed at the second instruction cycle after the timer output register is written to.


Figure 35. Timer Mode Register 1, 2 (TMR1: \$018, TMR2: \$019)

Timer 1, 2 (TC1L: \$01A, TC1U: \$01B, TL1L: \$01A, TL1U: \$01B, TC2L: \$01E, TC2U: \$01F, TL2L: \$01E, TL2U: \$01F): Timer 1 and 2 consist of write-only timer load register (8 bits) and read-only timer/event counter (8 bits) respectively. Each of them has a lower digit (TC1L: \$01A, TC2L: \$01E) and a higher digit (TC1U: \$01B, TC2U: \$01F).
The timer/event counter can be initialized by writing data into the timer load register. In this case, write the lower digit first, and then the higher digit. The timer load register is initialized to $\$ 00$ by the MCU reset.
The counter value of the timer can be obtained by reading the timer/event counter. In this case, read the higher digit first, and then the lower digit. The count value of the
lower digit is latched at the time when the higher digit is read.

Timer Interrupt Request Flag (IFT1: \$002 bit 0, IFT2: \$003 bit 0): The timer interrupt request flag is set by the overflow output of timer 1 or timer 2. If the PWM function is selected, the timer interrupt request flag is not set even if the overflow output generates.
See table 11.
Timer Interrupt Mask (IMT1: \$002 bit1, IMT2: \$003 bit 1): The timer interrupt mask masks an interrupt request from timer 1 or timer 2.
See table 12.

Table 11. Timer Interrupt Request Flag

| Timer Interrupt <br> Request Flag | Interrupt Request |
| :--- | :--- |
| 0 | No |
| 1 | Yes |

Initial value: $0, R / W$

Table 12. Timer Interrupt Mask
Timer Interrupt Mask Interrupt Request

| 0 | Enabled |
| :--- | :--- |
| 1 | Disabled (masks) |

Initial value: 1, R/W

TOR2


Note: When bit 1 and bit 0 of TOR1 are set to other than ' 00 ', $\mathrm{R3}_{2}$ becomes output automatically.

$\left\{\right.$| TOR1 | PWM Function |
| :---: | :--- |
| Bit 2 |  |
| 0 | Normal timer operation |
| 1 | $\begin{array}{l}\text { PWM operation } \\ \text { Output from TO } \text { P }_{1} \text { pin }\end{array}$ |

Note: When bit 2 of TOR1 is set, $\mathrm{R}_{2}$ becomes output automatically.

$\left\{\begin{array}{|c|c|}\hline \text { TOR1, TOR2 } & \begin{array}{c}\text { External Interrupts } \\ \overline{\text { INTO, INT1 }}\end{array} \\ \hline \text { Bit } 3 & \\ \hline 0 & \overline{\text { INTO}, ~ I N T 1 ~ d i s a b l e d ~} \\ \hline 1 & \overline{\text { INTO}, ~ I N T 1 ~ e n a b l e d ~} \\ \hline\end{array}\right.$

Note: When an external event input is specified by bits $0-3$ of the timer mode register, an external interrupt is enabled irrespectively of the value of bit 3 of TOR. --' : reserved bit

Figure 36. Timer Output Register

Operating Mode of Timer 1, Timer 2: Since timer 1 and timer 2 can select several functions as free-running, reload, PWM (timer 1 only), and can control clock input and timer output, various operating states can be specified by combination of these functions as shown in figure 37, 38. Required data should
be set in the timer mode register and timer output register for the selected operating state.
Example of the timer output waveform is shown in figure 39. The waveform depends on the operation mode.


Figure 37. Combination of Timer 1 Operation Modes

| TMR2 |  |  |  | TOR2 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit 3 | bit 2 | bit 1 | bit 0 |  | t 3 | bit 2 |  | bit 1 | bit 0 |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | TMR2 |  |  |  | TOR2 |  |  |  | Timer input pin | Timer 2 function |
|  |  |  | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |  |
|  |  |  | 0 | *2 | *2 | * 2 | 0 | * 1 | * 1 | * 1 | R4, | Freerunning timer |
|  |  |  | 0 | *2 | *2 | *2 | 1 | * 1 | * 1 | * 1 | $\mathrm{INT}_{1}$ |  |
|  |  |  | 0 | 1 | 1 | 1 | * 1 | * 1 | * 1 | * 1 | $\mathrm{Tl}_{2}, \mathrm{NNT}_{1}{ }^{* 3}$ | Event counter |
|  |  |  | 1 | *2 | *2 | *2 | 0 | * 1 | * 1 | * 1 | R41 | Reload timer |
|  |  |  | 1 | * 2 | *2 | *2 | 1 | * 1 | * 1 | * 1 | $\mathrm{INT}_{1}$ |  |
|  |  |  | 1 | 1 | 1 | 1 | * 1 | * 1 | * 1 | * 1 | $\mathrm{TI}_{2}, \mathrm{NT}_{1}{ }^{* 3}$ | Event counter (with reload function) |

* 1 Both 0 and 1 do not affect the operation.
*2 One, two, or three bits of bit 0,1,2 of TMR are 0.
* 3 When $\mathrm{TI}_{2}$ is selected, $\mathrm{INT}_{1}$ interrupt mask bit must have been set since $\mathrm{INT} \mathrm{T}_{1}$ is simultaneously selected.

Figure 38. Combination of Timer 2 Operation Modes

Reload timer output mode: Toggle output Timer load register data: N
(A) Free-running timer

(B) Reload timer

(C) PWM

(Note) Clock input source and divide ratio are controlled by the timer mode register.

Figure 39. Examples of Timer Output Waveform

## A/D Converter

The MCU incorporates an A/D converter operating in the sequential comparison method with a resistor ladder. It can measure two analog inputs with 8-bit resolution.
A block diagram of the $A / D$ converter is shown in figure 40.

The A/D converter is composed of the following registers and bit.

A/D mode register (AMR: \$00C): The A/D mode register is a write-only register. Bits 0 and 1 select an A/D conversion period, and bits 2 and 3 select a channel (figure 41).

A/D data register (ADRU: \$00E, ADRL: \$00D): The A/D data register is a read-only register.
Data read during $A / D$ conversion is not guaranteed. After completion of a conversion,
resulting data is maintained until the following conversion starts (figure 42).

A/D start bit, status flag (ADSF: \$020, 0): Writing 1 into the A/D start bit initiates A/D conversion. On completion of A/D conversion, the converted data is stored in the A/D data register simultaneously with setting the $A / D$ interrupt flag, and the A/D start flag is cleared.

Note that writing into ADSF should be parformed by bit manipulation instruction SEM or SEMD. It is invalid with the REM/REMD instructions. ADSF must not be written to during $A / D$ conversion. The configuration of ADSF is shown in figure 43.

Precautions on A/D converter use:
Port output instructions should not be executed during A/D conversion to allow the A/D converter to operate stably.


Figure 40. A/D Converter Block Diagram


Figure 41. A/D Mode Register (AMR: \$00C)

| $\binom{\text { ADRU }}{\text { \$ OOE }}$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit 3 | bit 2 | bit 1 | bit 0 | bit 3 | bit 2 | bit 1 | bit 0 | $\binom{\text { ADRL }}{\text { S OOD }}$ |
|  |  |  | * | * | * |  | * |  | (Initial value) <br> (Read/Write) |
|  |  |  |  |  |  |  |  |  | * Undefined |

Figure 42. A/D Data Register (ADRU: \$00E, ADRL: \$00D)

| bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: |
| - | - | - | ADSF |


| $\begin{gathered} 0 \\ \text { R/W } \end{gathered}$ | (Initial value) <br> (Read/write) |  |
| :---: | :---: | :---: |
|  | bit 0 | A/D start Bit, Status Flag |
|  | 0 | Indicate $A / D$ conversion end |
|  | 1 | Start A/D conversion |

- : Reserved bit

Instructions other than RAM bit manipulation instructions cannot be used. ADSF is set with the SEM/SEMD instructions and tested by the TM/TMD instructions. REM and REMD are invalid.

Figure 43 A/D Start Bit, Status Flag (ADSF: \$020,0)

## Liquid Crystal Display Circuit

A LCD circuit can directly drive a liquid crystal in three drive systems, static, $1 / 2$ duty, and $1 / 3$ duty with its three common signal pins and 28 segment signal pins. The LCD circuit is comprised of RAM, controller, and driver as shown in figure 44.

RAM (\$3A0-\$3BB): RAM in the LCD circuit is dual-port RAM which sends display data to the segment signal pin without software. Relation between display RAM area and segment signal is shown in figure 45 . By writing data in RAM area, the corresponding
segment pin automatically outputs it as display data. 1 means light on, and 0 means light off.

Control Section: The control section consists of the following three registers:

- LCD output register (LOR: \$024) (figure 46)
- LCD control register (LCR: \$025) (figure 47)
- LCD mode register (LMR: \$026) (figure 48)

LCD Driver: The LCD driver has three common signal pins and 28 segment signal pins. 16 segment pins SEG13 to SEG28 are multiplexed with output ports R8, R7, R6, and R5.


Figure 44. LCD Circuit Block Diagram

## Address

| BIT 3 | BIT 2 | BIT 1 | BIT 0 | (Hexadecimal) |
| :---: | :---: | :---: | :---: | :---: |
| - | SEG 1 | SEG 1 | SEG 1 | \$3A0 |
| - | SEG 2 | SEG 2 | SEG 2 | \$3A1 |
| - | SEG 3 | SEG 3 | SEG 3 | \$3A2 |
|  | SEG 4 | SEG 4 | SEG 4 | \$3A3 |
| - | SEG 5 | SEG 5 | SEG 5 | \$3A4 |
| - | SEG 6 | SEG 6 | SEG 6 | \$3A5 |
| - | SEG 7 | SEG 7 | SEG 7 | \$3A6 |
| - | SEG 8 | SEG 8 | SEG 8 | \$3A7 |
| - | SEG 9 | SEG 9 | SEG 9 | \$3A8 |
| - | SEG 10 | SEG 10 | SEG 10 | \$3A9 |
| - | SEG 11 | SEG 11 | SEG 11 | \$3AA |
| - | SEG 12 | SEG 12 | SEG 12 | \$3AB |
| - | SEG 13 | SEG 13 | SEG 13 | \$3AC |
| - | SEG 14 | SEG 14 | SEG 14 | \$3AD |
| - | SEG 15 | SEG 15 | SEG 15 | \$3AE |
| - | SEG 16 | SEG 16 | SEG 16 | \$3AF |
| - | SEG 17 | SEG 17 | SEG 17 | \$3B0 |
| - | SEG 18 | SEG 18 | SEG 18 | \$3B1 |
| - | SEG 19 | SEG 19 | SEG 19 | \$3B2 |
| - | SEG 20 | SEG 20 | SEG 20 | \$3B3 |
| - | SEG 21 | SEG 21 | SEG 21 | \$3B4 |
| - | SEG 22 | SEG 22 | SEG 22 | \$3B5 |
| - | SEG 23 | SEG 23 | SEG 23 | \$3B6 |
| - | SEG 24 | SEG 24 | SEG 24 | \$3B7 |
| - | SEG 25 | SEG 25 | SEG 25 | \$3B8 |
| - | SEG 26 | SEG 26 | SEG 26 | \$3B9 |
| - | SEG 27 | SEG 27 | SEG 27 | \$3BA |
| - | SEG 28 | SEG 28 | SEG 28 | \$3BB |

Note: Some areas do not correspond to a segment signal. They can be read/written to.

Figure 45. LCD RAM Area and Segment Signals


Figue 46. LCD Output Register (LOR: \$024)


Figure 47. LCD Control Register (LCR: \$025)

The SEM/SEMD and REM/REMD instructions cannot be used.


Fixed to 0 Display duty selection

$\left\{\right.$| Bit | Bit | Contents |
| :---: | :---: | :--- |
| 1 | 0 |  |
| 0 | 0 | Cannot be selected (Note 1) |
| 0 | 1 | $1 / 3$ DUTY |
| 1 | 0 | $1 / 2$ DUTY |
| 1 | 1 | STATIC |$\}$

Frame Frequency
$\left\{\begin{array}{|c|c|}\hline \text { Duty } & \text { Frame Frequency } \\ \hline \text { STATIC } & 274.6 \mathrm{~Hz} \\ \hline 1 / 2 \text { duty } & 137.3 \mathrm{~Hz} \\ \hline 1 / 3 \text { duty } & 91.6 \mathrm{~Hz} \\ \hline\end{array}\right.$

Note 1: During MCU reset, bits 0 and 1 are 0 . accordingly, the mode register must be set to $1 / 3$ duty, $1 / 2$ duty, or STATIC after reset.

Figure 48. LCD Mode Register (LMR: \$026)

## Large LCD Panel Driving and Driving

 Voltage ( $\mathrm{V}_{\text {LCD }}$ ): When using the large LCD panel, lower the dividing resistance by implementing the external resistors parallel to the internal dividing resistors as shown in figure 49.Since the liquid crystal display board is of matrix configuration, the path of the charge/ discharge current through the load capacitors is very complicated. Moreover, as it varies depending on display condition, a value of resistance cannot be simply determined by referring to the load capacitance of liquid
crystal display. A value of resistance must be experimentally determined according to the demand for power consumption of the equipment in which the liquid crystal display is implemented. (A capacitor, $\mathrm{C}=0.1$ to $0.3 \mu \mathrm{~F}$ can be used if necessary.) In general, $R$ is $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$.

The following figure shows a connection when changing the liquid crystal driving voltage ( $\mathrm{V}_{\text {LCD }}$ ). In this case, power supply switch for dividing resistor (power switch) should be turned OFF. (Bit 1 of the LCR register is 0 ).


Figure 49. An Example of LCD Connection

## Input/Output Port

The MCU has 47 I/O pins comprising 29 I/O pins, 2 input pins, and 16 output pins (multiplexed with SEG pins). The I/O ports (D, ROR3) have individual data direction registers so that data direction ( $\mathrm{I} / \mathrm{O}$ ) can be selected for each bit.Port R4 is an input port. All ports are standard ports.The registers which control the I/O ports of each module are shown in figure 52 .

Port D ( $D_{0}-D_{13}$ ): The D port is an I/O port composed of 14 I/O pins accessed on a bit basis. All bits of the port D data register are set to 1 by MCU reset. Data direction (input/ output) of each pin can be selected by the data direction register provided for each bit ( 0 : input, 1: output). The data direction register is cleared by reset, so that the $D$ port becomes an input port by reset. (See figure 50.) The D port can be set and reset by the SED/RED and SEDD/REDD instructions, and can be tested by the TD/TDD instructions. Pins $D_{0}-D_{2}$ and $D_{8}-D_{13}$ are multiplexed with $\mathrm{INT}_{2}, \mathrm{INT}_{3}, \mathrm{INT}_{4}, \overline{\mathrm{SCK}_{1}}, \mathrm{SI}_{1}, \mathrm{SO}_{1}, \overline{\mathrm{SCK}_{2}}, \mathrm{SI}_{2}$, and $\mathrm{SO}_{2}$, respectively.

Ports R0-R3: These are the I/O ports accessed in 4-bit units. The initial value of the port R data register by MCU reset depends on the value of the data retention bit. When it is 0 , register value is 1 , when it is 1 , the register value before reset is retained. Data direction (input/output) of each bit of port $R$ can be controlled by the port R data direction register (DDR0-DDR3) (0: input, 1: output). Since the data direction register is cleared by reset, the $R$ port becomes an input port by reset. However, when the data retention bit is 1, I/ $O$ direction of the $R$ port remains unchanged since the previous data is maintained without being cleared. (See figure 51.)
Data is input as well as output through ports R0-R3 by the LAR and LBR instruction.
Pin $\mathrm{R}_{2}$ of port R3 is multiplexed with timer output pin $\mathrm{TO}_{1} . \mathrm{TO}_{1}$ is an output pin of timer 1, which can output optional frequency clock and PWM output signal utilizing reload function. For details, see section "Timer".
Circuit types of I/O pins are shown in table 13.

Port R4: Port R4 is an input port accessed in 2-bit units. Pin $R 40$ is multiplexed with external interrupt input $\overline{\mathrm{INT}}{ }_{0}$ and timer input $\overline{\mathrm{TI}}$, and $\mathrm{R} 4_{1}$ is multiplexed with external interrupt input $\mathrm{INT}_{1}$ and timer input $\mathrm{TI}_{2}$. Operation mode of each pin is selected by the timer mode register and timer output regis-
ter. (for details, see section "Timer".)
Data is input through port R4 by the LAR and LBR instructions.
Circuit types of the R4 port pins are shown in table 13.

Ports R5-R8: These ports are output ports accessed in 4 -bit units. Pins R50-R53 are multiplexed with SEG28-SEG25; $\mathrm{R}_{0}-\mathrm{R}_{3}$, with SEG24-SEG21; R70-R73 with SEG20SEG17; and R80-R83, with SEG16-SEG13, respectively. Operation mode of each pin is selected by the LCD output register (for details, see section "LCD Circuit").
During reset, these ports are used as R ports and 1 is output. However, when the data retention bit is 1 , these pins are not switched to $R$ ports and 1 is not set in the data register, so that the previous data is maintained.
Circuit types of the R5-R8 pins are shown in table 13.

Data Direction Register ( $\mathbf{\$ 0 3 0} \mathbf{- \$ 0 3 3}$, \$03B-\$03E): The data direction register (DDR) is a 4 -bit write-only register which controls input and output of the I/O ports. Each I/O port bit has a DDR and data direction can be selected on a bit basis. Data is input from each pin when a port is an input port. For an output port, data is accessed from the data register.
The I/O ports become input ports when DDR is cleared by reset. However, the R port data direction register is not cleared by reset when the data retention bit is 1 , so that the previous data is retained.

## $D$ port data direction register (DDRD0:

 S03B, DDRD1: \$03C, DDRD2: S03D, DDRD3: \$03E): This register can select D port data direction on a bit basis. RAM bit manipulation instruction cannot be used. The D port becomes an input port by reset (figure 50).R port data direction register (DDRO: \$030, DDR1: \$031, DDR2: \$032, DDR3: \$033): This register can select data direction for ports RO-R3 on a bit basis. RAM bit manipulation instruction cannot be used. When the $R$ port data direction register is cleared by MCU reset, the $R$ ports become input ports. However, if the data retention bit is 1 , this register is not cleared by reset and the previous data is retained (figure 51). Note: I/O pins unused on the user system. If unused I/O pins are left floating, the LSI may malfunction because of noise. To prevent this, unused pins should be pulled up to $\mathrm{V}_{\mathrm{CC}}$ through a resistor of approximately $100 \mathrm{k} \Omega$.


The SEM/SEMD and REM/REMD instructions cannot be used.

Port I/O selection

| Data direction <br> register | Function |
| :---: | :---: |
| 0 | Input |
| 1 | Output |

Figure 50. D Port Data Direction Register


Figure 51. R Port Data Direction Register

Table 13. Circuit Type of I/O Pins

| 1/0 Pins | Circuit Type | Applied Pins |
| :---: | :---: | :---: |
| 1/0 common pin |  | $\mathrm{D}_{0}-\mathrm{D}_{13}$ |
|  |  | RO-R3 |
|  |  | $\overline{\mathrm{SCK}_{1}}, \overline{\mathrm{SCK}_{2}}$ |
| Output pin |  | R5-R8 |
|  |  | $\begin{aligned} & \mathrm{SO}_{1}, \mathrm{SO}_{2} \\ & \mathrm{TO}_{1}(\overline{\mathrm{STOP}}=" 1 ") \end{aligned}$ |
| Input pin | Input signal Do <br> Input data | R4 |
|  | (1) - | $\overline{\mathrm{INT}}, \mathrm{INT}, \mathrm{INT}_{2}$ $\mathrm{INT}_{3}, \mathrm{INT}_{4}, \mathrm{SI}_{1}$ $\mathrm{SI}_{2}, \mathrm{TI}_{1}, \mathrm{TI}_{2}$ |



[^15]2. "-"": Reserved bit
3. See section "Serial Interface" for SMR1 and SMR2, section "Timer" for TMR1, TMR2, TOR1, and TOR2, and section "LCD circuit" for LOR.

Figure 52. I/O Mode Selection Registers

## Oscillation Circuit

The oscillation circuit configuration is shown in figure 53.

Figure 54 shows an internal oscillation circuit block diagram. 4.5 MHz crystal should be attached.

Figure 55 is an example of a crystal oscillation circuit, and its layout example is shown in figure 56.

Notes: 1. The circuit parameters are changed by crystal resonator and the floating capacitance in the board. In employing a resonator, please consult with the engineers of the crystal maker to determine the actual circuit parameter.
2. Wiring between OSC1, OSC2, and elements should be as short as possible, and never cross other wires. (See figure 56.)


Figure 53. Oscillator


Figure 54. Internal Oscillation Circuit


Figure 55. Crystal Oscillation Circuit


Figure 56. Crystal Oscillation Circuit Layout

## Miscellaneous Register

The function of the miscellaneous register, shown in figure 57, is described below.

RESET: The RESET pin level can be read by reading the MIS $\mathrm{M}_{0}$ bit.

Data retention bit: This bit is cleared if $V_{C C}$ voltage supply stops. This bit is set before the MCU enters into stop mode. Then, if this bit is set when the MCU recovers from stop mode by MCU reset, $\mathrm{V}_{\mathrm{CC}}$ voltage is applied during stop mode and RAM data is retained.

MIS: \$ 044

$\binom{0$ at power-on, }{ retained in any }
lother cases. (Initial value)

| R/W | $\begin{array}{l}\text { Read/Write) } \\ \text { RESET pin level } \\ \text { Data retention bit }\end{array}$ |  |
| :--- | :--- | :--- |
|  |  |  |


| 0 | RAM data invalid after <br> stop mode |
| :---: | :--- |
| 1 | RAM data valid after <br> stop mode |

Notes: 1. $\mathrm{MIS}_{0}$ cannot be written to. When the miscellaneous register is written to, $\mathrm{MIS}_{0}$ does not change.
2. "-": Reserved bit.
3. The TM/TMD instructions can be used. The SEM/SEMD and REM/REMD instructions can not be used.

Figure 57. Miscellaneous Register

## PROM Mode Pin Description

The HD4074509 is a ZTAT microcomputer incorporating PROM. When the MCU enters PROM mode, the MCU stops to program the

PROM. PROM mode signals are listed in table 14, and PROM mode pin assignment is in figure 58.

## Table 14. PROM Mode Signals

| Pin No. | MCU mode |  | PROM mode |  | Pin No. | MCU mode |  | PROM mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Pin name | 1/0 | Pin name | 1/0 |  | Pin name | 1/0 | Pin name | 1/0 |
| 1 | $\mathrm{AN}_{0}$ | 1 | $\overline{M_{0}}$ | 1 | 41 | R22 | 1/0 | $A_{11}$ | 1 |
| 2 | V1 |  |  |  | 42 | R23 | 1/0 | $A_{12}$ | 1 |
| 3 | V2 |  |  |  | 43 | R30 | 1/0 | $\mathrm{A}_{13}$ | 1 |
| 4 | V3 |  |  |  | 44 | R31 | 1/0 | $\mathrm{A}_{14}$ | 1 |
| 5 | IF | 1 |  |  | 45 | $\mathrm{R3}_{2} / \mathrm{TO}_{1}$ | 1/0 |  |  |
| 6 | $\overline{\text { TEST }}$ | 1 | $\overline{\text { TEST }}$ | 1 | 46 | $\mathrm{R} 4_{0} / \overline{\mathrm{INT}_{0}} / \overline{\mathrm{TI}_{1}}$ | 1 | Vpp |  |
| 7 | $\phi_{1}$ | 0 |  |  | 47 | $\mathrm{R4} 1_{1} / \mathrm{NNT}_{1} / \mathrm{TI}_{2}$ | 1 | $\mathrm{A}_{9}$ | 1 |
| 8 | $\phi_{2}$ | 0 |  |  | 48 | $\mathrm{V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\mathrm{CC}}$ |  |
| 9 | $\mathrm{V}_{\text {cC }}$ (PLL) |  | Vcc |  | 49 | SEG1 | 0 | $\mathrm{O}_{0}$ | 1/0 |
| 10 | PLL(D) | 1 |  |  | 50 | SEG2 | 0 | $\mathrm{O}_{1}$ | 1/0 |
| 11 | PLL(P) | 1 |  |  | 51 | SEG3 | 0 | $\mathrm{O}_{2}$ | 1/0 |
| 12 | RESET | 1 | RESET | 1 | 52 | SEG4 | 0 | $\mathrm{O}_{3}$ | 1/0 |
| 13 | GND (PLL) |  | GND |  | 53 | SEG5 | 0 | $\mathrm{O}_{4}$ | 1/0 |
| 14 | $\mathrm{INT}_{2} / \mathrm{D}_{0}$ | 1/0 | $\mathrm{O}_{0}$ | 1/0 | 54 | SEG6 | 0 | $\mathrm{V}_{\mathrm{cc}}$ |  |
| 15 | $\mathrm{INT}_{3} / \mathrm{D}_{1}$ | 1/0 | $\mathrm{O}_{1}$ | 1/0 | 55 | SEG7 | 0 |  |  |
| 16 | $\mathrm{INT}_{4} / \mathrm{D}_{2}$ | 1/0 | $\mathrm{O}_{2}$ | 1/0 | 56 | SEG8 | 0 |  |  |
| 17 | $\mathrm{D}_{3}$ | 1/0 | $\mathrm{O}_{3}$ | 1/0 | 57 | SEG9 | 0 |  |  |
| 18 | $\mathrm{D}_{4}$ | 1/0 | $\mathrm{O}_{4}$ | 1/0 | 58 | SEG10 | 0 |  |  |
| 19 | $\mathrm{D}_{5}$ | 1/0 | $\mathrm{O}_{5}$ | 1/0 | 59 | SEG11 | 0 |  |  |
| 20 | $\mathrm{D}_{6}$ | 1/0 | $\mathrm{O}_{6}$ | 1/0 | 60 | SEG 12 | 0 |  |  |
| 21 | $\mathrm{D}_{7}$ | 1/0 | $\mathrm{O}_{7}$ | 1/0 | 61 | SEG13/R83 | 0 |  |  |
| 22 | $\overline{\mathrm{SCK}_{1}} / \mathrm{D}_{8}$ | 1/0 | $\overline{O E}$ | 1 | 62 | SEG14/R82 | 0 |  |  |
| 23 | $\mathrm{Sl}_{1} / \mathrm{D}_{9}$ | 1/0 | $\overline{C E}$ | 1 | 63 | SEG15/R81 | 0 |  |  |
| 24 | $\mathrm{SO}_{1} / \mathrm{D}_{10}$ | 1/0 | $\mathrm{V}_{\mathrm{Cc}}$ |  | 64 | SEG16/R80 | 0 |  |  |
| 25 | $\overline{\mathrm{SCK}} / \mathrm{D}_{11}$ | 1/0 | V cc |  | 65 | SEG17/R73 | 0 |  |  |
| 26 | $\mathrm{SI}_{2} / \mathrm{D}_{12}$ | 1/0 |  |  | 66 | SEG18/R7 ${ }_{2}$ | 0 |  |  |
| 27 | $\mathrm{SO}_{2} / \mathrm{D}_{13}$ | 1/0 |  |  | 67 | SEG19/R71 | 0 |  |  |
| 28 | $\mathrm{OSC}_{2}$ | 0 |  |  | 68 | SEG20/R70 | 0 |  |  |
| 29 | $\mathrm{OSC}_{1}$ | 1 |  |  | 69 | SEG21/R63 | 0 |  |  |
| 30 | GND |  | GND |  | 70 | SEG22/R62 | 0 |  |  |
| 31 | $\mathrm{RO}_{0}$ | 1/0 | $A_{1}$ | 1 | 71 | SEG23/R61 | 0 |  |  |
| 32 | $\mathrm{RO}_{1}$ | 1/0 | $A_{2}$ | 1 | 72 | SEG24/R60 | 0 |  |  |
| 33 | $\mathrm{RO}_{2}$ | 1/0 | $\mathrm{A}_{3}$ | 1 | 73 | SEG25/R53 | 0 |  |  |
| 34 | $\mathrm{RO}_{3}$ | 1/0 | $\mathrm{A}_{4}$ | 1 | 74 | SEG26/R5 ${ }_{2}$ | 0 |  |  |
| 35 | R 10 | 1/0 | $\mathrm{A}_{5}$ | 1 | 75 | SEG27/R51 | 0 |  |  |
| 36 | R11 | 1/0 | $A_{6}$ | 1 | 76 | SEG28/R50 | 0 |  |  |
| 37 | $\mathrm{R} 1_{2}$ | 1/0 | $A_{7}$ | 1 | 77 | COM1 | 0 |  |  |
| 38 | R13 | 1/0 | $A_{8}$ | 1 | 78 | COM2 | 0 |  |  |
| 39 | R20 | 1/0 | $A_{0}$ | 1 | 79 | COM3 | 0 |  |  |
| 40 | R21 | 1/0 | $A_{10}$ | 1 | 80 | $\mathrm{AN}_{1}$ | 1 | $\overline{M_{1}}$ | 1 |

Notes: 1. I/O: Input/output pin, I: Input pin, O: Output pin
2. Pins $\mathrm{O}_{0}$ to $\mathrm{O}_{4}$ each have two pins. Each pair must be closed when using.

## Pins for PROM mode

$\mathrm{V}_{\mathrm{P} P}$ : $\mathrm{V}_{\mathrm{PP}}$ applies program voltage ( $12.5 \mathrm{~V} \pm$ 0.3 V ).
$\overline{C E}$ : CE inputs the control signal which enables PROM programming and verifying. $\overline{\mathrm{OE}}$ : $\overline{\mathrm{OE}}$ inputs the data output control signal for verify.
$\mathrm{A}_{0}-\mathrm{A}_{14}$ : These are the address input pins of on-chip PROM.
$\mathrm{O}_{0}-\mathrm{O}_{7}$ : These are the data I/O pins of on-chip PROM.
$\overline{\mathrm{M}_{0}}, \overline{\mathrm{M}_{1}}$ : These are used for setting PROM mode. PROM mode is set by bringing $\bar{M}_{0}, M_{1}$, and TEST pins to low and RESET pin to high.


Figure 58. Pin Arrangement in PROM Mode

## Programmable ROM Programming

The MCU enters into PROM mode by setting $\overline{T E S T}, \overline{\mathrm{M}_{0}}, \overline{\mathrm{M}_{1}}$, to low, and RESET pin to high (figure 59).
The specification of the on-chip PROM is the same as that of EPROM 27256. It can be programmed by the standard PROM programmer using a 80-to-28 pin socket adapter. In order to program the PROM using a general-purpose PROM programmer, the HD4074509 incorporates the conversion circuit which divides a 10 -bit HMCS400 series instruction into 5 higher bits and 5 lower bits as shown in figure 60. One MCU address is assigned to two PROM addresses. For example, in programming an 16 k word PROM with a general-purpose PROM programmer, the user should assign 32 kbyte address locations ( $\$ 0000-\$ 7 \mathrm{FFF}$ ).

## Precautions

1. Addresses $\$ 0000$ to $\$ 7 F F F$ should be specified if the PROM is programmed by the PROM programmer. If addresses of $\$ 8000$ or higher is accessed, the PROM
may not be programmed or verified. Note that the plastic package type cannot be erased and reprogrammed. Unused address data must be set to $\$ F F$.
2. Be careful that an index of the PROM programmer socket, socket adapter, and LSI match. Using the wrong programmer of socket adapter may cause an overvoltage and damage the LSI. Make sure that the LSI is firmly fixed in the socket adapter, and that the socket adapter is firmly fixed in the programmer.
3. The PROM should be programmed with $\mathrm{V}_{\mathrm{PP}}=12.5 \mathrm{~V}$. Other PROMs also use 21 V . If 21 V is applied to the HD4074509, the LSI may be permanently damaged. 12.5 V is Intel's $27256 \mathrm{~V}_{\mathrm{PP}}$.

## Programming and verification

The HD4074509 can accomplish high-speed programming without causing voltage stress or degrading data reliability. The flowchart is shown in figure 61. For details, see "Characteristics and Applications of PROM".

Table 15. Mode Selection

|  | Pin |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Mode | $\overline{\mathbf{C E}}$ | $\overline{\mathbf{O E}}$ | $\mathbf{V}_{\mathbf{P P}}$ | $\mathbf{O}_{\mathbf{0}}-\mathbf{O}_{\mathbf{7}}$ |
| Programming | Low | High | $\mathrm{V}_{\mathrm{PP}}$ | Data input |
| Verify | High | Low | $\mathrm{V}_{\mathrm{PP}}$ | Data output |
| Programming <br> inhibited | High | High | $\mathrm{V}_{\text {PP }}$ | High impedance |

Table 16. PROM Programmers and Socket Adapters

PROM Programmer Socket Adapters

| Maker | Type name | Maker | Type name |
| :---: | :---: | :---: | :---: |
| DATA I/O | 22 B | Hitachi | HS450ESF01H |
|  | 29 B |  |  |
| AVAL Corp | PKW-1000 | Hitachi | HS450ESF01H |
|  | PKW-7000 |  |  |



Figure 59. PROM Mode


Figure 60. PROM Mode Memory Map


Figure 61. A Sequence of High Speed Programming

## Characteristics and Applications of PROM

## Principles of Programming/Erasing

The configuration of the ZTAT micros' memory cells are the same as that of an EPROM's (figure 62). Therefore they are programmed by applying high voltage to control gates and drains, which injects hot electrons into the floating gate. The stored electrons become stable since they are surrounded by an energy varrier of $\mathrm{SiO}_{2}$ film. Such a cell becomes a 0 bit due to the memory threshold voltage change. A cell with so condensed electrons at its floating gate appears as a 1 bit.

The electron charge in memory cells may decrease as time goes by. This can be caused by:
(1) Ultraviolet light, discharged by photoemitting electrons (erasure principle)
(2) Heat, discharged by thermal emitting electrons
(3) High voltage, discharged by a high electric field at the control gate or drain If the oxide film covering a floating gate is defective, the erasure rate is great. Normally, electron erasure does not occur, because such defective devices are found and removed during testing.


Figure 62. Cross-section of PROM Memory Cell

## Programming precautions

The PROM memory cells should be programmed under specific voltage and timing conditions. The higher the program voltage and the longer the program pulse is applied, the more electrons will be injected into the floating gate. However, if an overvoltage is applied to $V_{P P}$, the $\mathrm{p}-\mathrm{n}$ junction may be permanently damaged. Pay particular attention to PROM programmer overshot. Negative voltage noise will cause a parasitic transistor effect, which may reduce break-down voltage.
The ZTAT micros are connected electrically to the PROM programmer through a socket adapter. Therefore, pay attention to the followings:
(1) Confirm that the socket adapter is firmly fixed on the PROM programmer.
(2) Do not touch the socket adapter or the LSI during programming.
Misprogramming can be caused by poor contacts.

## On-chip PROM reliability after programming

Generally, semiconductors are reliable except for initial failures. To avoid failures, screening can be performed. Exposure to high temperature is a kind of screening which removes PROM memory cells with data hold failures in a short time. This is done to the ZTATs in the wafer stage, so ZTAT data hold characteristics are high. Exposing the LSI to $150^{\circ} \mathrm{C}$ after user programming can effectively upgrade these characteristics. Figure 63 shows the recommended screening flow.


* Exposing time is the time after the temperature in fireplace reaches $150^{\circ} \mathrm{C}$.

Note: If programming erros occur continuously during programming with one PROM programmer, stop programming and check the PROM programmer or socket adapter.
If trouble occurs in verification after programming, or after exposure to high temperatures, please inform a Hitachi engineer.

Figure 63. Recommended Screening Flow

## RAM Addressing Mode

As shown in figure 64, the MCU has three RAM addressing modes: register indirect addressing, direct addressing, and memory register addressing.

Register Indirect Addressing: Contents of registers $\mathrm{W}, \mathrm{X}$, and Y ( 10 bits ) are used as the RAM address.

Direct Addressing: A direct addressing instruction consists of two words, with the word (10 bits) following the opcode used as the RAM address.

Memory Register Addressing: The memory register ( 16 addresses; from $\$ 040$ to $\$ 04 \mathrm{~F}$ ) is accessed by executing the LAMR and XMRA instructions.

## ROM Addressing Mode and P Instructions

The MCU has four ROM addressing modes, as shown in figure 65.

Direct Addressing Mode: The program can branch to any address in the ROM memory space by executing a JMPL, BRL, or CALL instruction. These instructions replace the 14 program counter bits ( $\mathrm{PC}_{13}$ to $\mathrm{PC}_{0}$ ) with the 14-bit immediate data.

Current Page Addressing Mode: A page is 256 words. By executing a BR instruction, the program can branch to an address in the current page. This instruction replaces the low-order eight bits of the program counter ( $\mathrm{PC}_{7}$ to $\mathrm{PC}_{0}$ ) with the 8 -bit immediate data.

When BR instruction is on a page boundary $(256 n+255)$ (figure 67), executing a BR instruction transfers the PC contents to the next page according to the hardware architecture. Consequently, the program branches to the next page when BR is used on a page boundary. The HMCS400-series cross macro assembler has an automatic paging facility for ROM pages.

Zero-Page Addressing Mode: By executing a CAL instruction, the program can branch to the zero-page subroutine area, which is located at $\$ 0000-\$ 003 F$. When a CAL instruction is executed, 6 bits of immediate data are placed in the low-order 6 bits of the program counter ( $\mathrm{PC}_{5}$ to $\mathrm{PC}_{0}$ ) and 0 s are placed in the high-order 8 bits ( $\mathrm{PC}_{13}$ to $\mathrm{PC}_{6}$ ).

Table Data Addressing: By executing a TBR instruction, the program can branch to the address determined by the contents of the 4 -bit immediate data, accumulator, and register $B$.

P Instruction: ROM data accessed by table data addressing can be referred to by a $P$ instruction (figure 66). When bit 8 in the referred ROM data is 1,8 bits of ROM data are written into the accumulator and register $B$. When bit 9 is 1,8 bits of ROM data are written into the R1 and R2 port data registers. When both bits 8 and 9 are 1, ROM data are written into the accumulator and register $B$ and also to the R1 and R2 port data registers at the same time.

The $P$ instruction has no effect on the program counter.


Register Indirect Addressing


Direct Addressing


Memory Register Addressing

Figure 64. RAM Addressing Modes

```
(JMPL`
〔BRL`
```

(CALL)

Direct Addressing


Current Page Addressing


Zero Page Addressing


Table Data Addressing

Figure 65. ROM Addressing Mode


Address Designation


Pattern
Figure 66. $P$ Instruction


Figure 67. Branch Destination of BR Instruction on the Boundary between Pages

## Instruction Set

The MCU provides 101 instructions which are classified into 10 groups as follows:

1. Immediate instructions
2. Register-to-register instructions
3. RAM address instructions
4. RAM-register instructions
5. Arithmetic instructions
6. Compare instructions
7. RAM bit manipulation instructions
8. ROM address instructions
9. Input/output instructions
10. Control instructions

Tables 17-26 list their functions, and table 27 is an opcode map.

Table 17. Immediate Instructions

| Operation | Mnemonic | Operation | Code |  | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Immediate | LAI i | 1000 |  |  | - A |  | $1 / 1$ |
| Load B from Immediate | LBI i | 1000 |  |  | - B |  | 1/1 |
| Load Memory from Immediate | LMID i, d | $\begin{array}{cccc} 0 & 1 & 1 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} \end{array}$ | $1 \quad 0 \quad i_{3} \quad i_{2} \quad i_{1} \quad i_{0}$ $d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | $\cdot \mathrm{M}$ |  | 2/2 |
| Load Memory from Immediate, Increment $Y$ | LMIIY i | 1010 |  |  | $\cdot M, Y+1 \cdot Y$ | $N Z$ | 1/1 |

Table 18. Register-to-Register Instructions

| Operation | Mnemonic | Operation Code |  |  |  | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from B | LAB | 0001 | 00 | 10 | 000 | B $\cdot \mathrm{A}$ |  | 1/1 |
| Load B from A | LBA | 00011 | 00 | 1 | 000 | A B |  | 1/1 |
| Load A from W | LAW | $\begin{array}{llll} 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 \end{array}$ | $\begin{array}{ll} 0 & 0 \\ 0 & 0 \end{array}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{array}{lll} 0 & 0 & 0 \\ 0 & 0 & 0 \end{array}$ | $\text { W } \cdot A$ |  | $\begin{aligned} & 2 / 2 \\ & \text { (Note) } \end{aligned}$ |
| Load A from $Y$ | LAY | 0010 | 10 | 1 | 111 | $Y \cdot A$ |  | 1/1 |
| Load A from SPX | LASPX | 0001 | 10 | 1 | 000 | SPX $\cdot$ A |  | 1/1 |
| Load A from SPY | LASPY | 00001 | 01 | 1 | 00 | SPY • A |  | 1/1 |
| Load A from MR | LAMR m | 10001 | 11 | $\mathrm{m}_{3} \mathrm{~m}$ | $\mathrm{m}_{2} \mathrm{~m}_{1} \mathrm{~m}_{0}$ | MR(m) $\cdot$ A |  | 1/1 |
| Exchange MR and $A$ | XMRA m | $\begin{array}{lllll}1 & 0 & 1 & 1\end{array}$ | 11 | $\mathrm{m}_{3} \mathrm{~m}$ | $\mathrm{m}_{2} \mathrm{~m}_{1} \mathrm{~m}_{0}$ | $M R(m) \cdots A$ |  | 1/1 |

Note: An operand is automatically provided for the second word of LAW and LWA instruction by assembler.

Table 19. RAM Address Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  |  | $\frac{\text { Function }}{i \cdot \cdot W}$ |  | Status | Words/ Cycles <br> 1/1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load W from Immediate | LWI i |  | 0 | 1 | 1 | 1 | 1 | 0 | 0 | $i_{1}$ |  |  |  |  |  |
| Load X from Immediate | LXI i | 1 | 0 | 0 | 0 | 1 | 0 | i3 | $\mathrm{i}_{2}$ | $i_{1}$ |  |  | $i \rightarrow x$ |  | 1/1 |
| Load $Y$ from Immediate | LYI i | 1 | 0 | 0 | 0 | 0 | 1 | $i_{3}$ | $i_{2}$ | $i_{1}$ |  |  | $i \cdot Y$ |  | 1/1 |
| Load W from A | LWA | 0 | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | 0 | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  | 0 | 0 |  | $A \cdot W$ |  | 2/2 <br> (Note) |
| Load $X$ from A | LXA | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |  | A $\cdot X$ |  | 1/1 |
| Load $Y$ from A | LYA | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |  | A $\cdot Y$ |  | 1/1 |
| Increment $Y$ | IY | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 |  | $Y+1 \cdot Y$ | NZ | 1/1 |
| Decrement $Y$ | DY | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |  | $Y-1 \cdot Y$ | NB | 1/1 |
| Add A to Y | AYY | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |  | $Y+A \cdot Y$ | OVF | 1/1 |
| Subtract $A$ from $Y$ | SYY | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |  | $Y-A \cdot Y$ | NB | 1/1 |
| Exchange $X$ and SPX | XSPX | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | $X-S P X$ |  | 1/1 |
| Exchange $Y$ and SPY | XSPY | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  | $Y \rightarrow S P Y$ |  | 1/1 |
| Exchange $X$ and SPX,Y and SPY | XSPXY | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | $X-S P X, Y$ |  | 1/1 |

Note: An operand is automatically provided for the second word of LAW and LWA instruction by the assembler.

## HD404508, HD4074509

Table 20. RAM-Register Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from Memory | LAM (XY) | $000100010000 y x$ | $\begin{aligned} & M \cdot A, \\ & (X \mapsto S P X, Y \mapsto S P Y) \end{aligned}$ |  | 1/1 |
| Load A from Memory | LAMD d | $\begin{array}{cccccccccc} 0 & 1 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ | $M \cdot A$ |  | 2/2 |
| Load B from Memory | LBM ( $X Y$ ) | $0000100000 y x$ | $\begin{aligned} & M \cdot B, \\ & (X-S P X, Y \mapsto S P Y) \end{aligned}$ |  | $1 / 1$ |
| Load Memory from A | LMA( $X$ Y) | $000100010018 y$ | $\begin{aligned} & A \cdot M \\ & (X \backsim S P X, Y \mapsto S P Y) \end{aligned}$ |  | 1/1 |
| Load Memory from A | LMAD d | $\begin{array}{llllllllll}0 & 1 & 1 & 0 & 0 & 1 & 0 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \cdot M$ |  | 2/2 |
| Load Memory from A, Increment $Y$ | LMAIY(X) | $00000100100000 x$ | $\begin{aligned} & A \cdot M, Y+1 \cdot Y \\ & (X-S P X) \end{aligned}$ | NZ | 1/1 |
| Load Memory from A, Decrement $Y$ | LMADY(X) | $00011100100000 x$ | $\begin{aligned} & A \cdot M, Y-1 \cdot Y \\ & (X \mapsto S P X) \end{aligned}$ | NB | 1/1 |
| Exchange Memory and $A$ | XMA(XY) | $00010000000 y x$ | $\begin{aligned} & M \backsim A, \\ & (X \mapsto S P X, Y \backsim S P Y) \end{aligned}$ |  | 1/1 |
| Exchange Memory and $A$ | XMAD d | $\begin{array}{cccccccccc} 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ d_{9} & d_{8} & d_{7} & d_{6} & d_{5} & d_{4} & d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ | $M \sim A$ |  | 2/2 |
| Exchange Memory and B | $X M B(X Y)$ | $00011000000 y x$ | $\begin{aligned} & M \mapsto B, \\ & (X \backsim S P X, Y \mapsto S P Y) \end{aligned}$ |  | 1/1 |

Note: $(X Y)$ and $(X)$ have the following meaning:
(1) The instructions with ( $X Y$ ) have 4 mnemonics and 4 object codes for each (example of LAM (XY) is given below). The op-code $X$ or $Y$ is assembled as follows:

| Mnemonic | $\mathbf{Y}$ | $\mathbf{X}$ | Function |
| :--- | :--- | :--- | :--- |
| LAM | 0 | 0 |  |
| LAMX | 0 | 1 | $X \mapsto S P X$ |
| LAMY | 1 | 0 | $Y \mapsto S P Y$ |
| LAMXY | 1 | 1 | $X \mapsto S P X, Y \mapsto S P Y$ |

(2) The instructions with $(X)$ have 2 mnemonics and 2 object codes for each (example of $\operatorname{LMAIY}(X)$ is given below). The op-code $X$ is assembled as follows:

| Mnemonic | $\mathbf{X}$ | Function |
| :--- | :--- | :--- |
| LMAIY | 0 |  |
| LMAIYX | 1 | $X-S P X$ |

Table 21. Arithmetic Instructions

| Operation | Mnemonic | Operation Code |  | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Add Immediate to A | Al i | 101000 | $i_{3} i_{2} \quad i_{1}$ io | $A+i \rightarrow A$ | OVF | 1/1 |
| Increment B | IB | 0000100 | 1100 | $B+1 \rightarrow B$ | NZ | 1/1 |
| Decrement B | DB | 0001100 | 1111 | $B-1 \rightarrow B$ | NB | 1/1 |
| Decimal Adjust for Addition | DAA | 00010100 | 01110 |  |  | 1/1 |
| Decimal Adjust for Subtraction | DAS | 00010010 | 1010 |  |  | 1/1 |
| Negate A | NEGA | 00000110 | 0000 | $\bar{A}+1 \cdot A$ |  | 1/1 |
| Complement B | COMB | 01001000 | 0000 | $\bar{B} \cdot \mathrm{~B}$ |  | 1/1 |
| Rotate Right A with Carry | ROTR | 001010 | 0000 |  |  | 1/1 |
| Rotate Left A with Carry | ROTL | $\begin{array}{llllllll}0 & 0 & 1 & 0 & 1 & 0\end{array}$ | 00001 |  |  | 1/1 |
| Set Carry | SEC | $\begin{array}{lllllll}0 & 0 & 1 & 1 & 1 & 0\end{array}$ | $\begin{array}{lllll}1 & 1 & 1 & 1\end{array}$ | $1 \cdot \mathrm{CA}$ |  | 1/1 |
| Reset Carry | REC | $\begin{array}{llllllll}0 & 0 & 1 & 1 & 1 & 0\end{array}$ | $\begin{array}{lllll}1 & 1 & 0 & 0\end{array}$ | $0 \cdot C A$ |  | 1/1 |
| Test Carry | TC | 00001010 | $\begin{array}{lllll}1 & 1 & 1 & 1\end{array}$ |  | CA | 1/1 |
| Add A to Memory | AM | 0000000 | 1000 | $M+A \cdot A$ | OVF | 1/1 |
| Add A to Memory | AMD d | 010000 $\mathrm{d}_{9} \mathrm{~d}_{8} \mathrm{~d}_{7} \mathrm{~d}_{6} \mathrm{~d}_{5} \mathrm{~d}_{4}$ | $\begin{array}{cccc} 1 & 0 & 0 & 0 \\ d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ | $M+A \cdot A$ | OVF | 2/2 |
| Add A to Memory with Carry | AMC | 000001 | 1000 | $\begin{aligned} & M+A+C A \cdot A \\ & O V F \cdot C A \end{aligned}$ | OVF | 1/1 |
| Add A to Memory with Carry | AMCD d | 010001 <br> $\mathrm{d}_{9} \mathrm{~d}_{8} \mathrm{~d}_{7} \mathrm{~d}_{6} \mathrm{~d}_{5} \mathrm{~d}_{4}$ | $\begin{array}{cccc} 1 & 0 & 0 & 0 \\ d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ | $\begin{aligned} & M+A+C A \cdot A \\ & O V F \cdot C A \end{aligned}$ | OVF | 2/2 |
| Subtract A from Memory with Carry | SMC | 0010001 | 1000 | $\begin{aligned} & M-A-\overline{C A} \cdot A \\ & N B \cdot C A \end{aligned}$ | NB | 1/1 |
| Subtract A from Memory with Carry | SMCD d | $\begin{array}{llllll}0 & 1 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3}$ | $\begin{array}{cccc} 1 & 0 & 0 & 0 \\ d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ | $\begin{aligned} & M-A-\overline{C A} \cdot A \\ & N B \cdot C A \end{aligned}$ | NB | 2/2 |
| OR A and B | OR | 0101000 | 0100 | $A \cup B \rightarrow A$ |  | 1/1 |
| AND Memory with A | ANM | 00010001 | 1100 | $A \cap M \rightarrow A$ | NZ | 1/1 |
| AND Memory with A | ANMD d | 011001 <br> $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4}$ | $\begin{array}{cccc} 1 & 1 & 0 & 0 \\ d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ | $A \cap M \cdot A$ | NZ | 2/2 |
| OR Memory with A | ORM | 000000 | 1100 | $A \cup M \rightarrow A$ | NZ | 1/1 |
| OR Memory with A | ORMD d | 010000 $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3}$ | $\begin{array}{cccc} 1 & 1 & 0 & 0 \\ d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ | $A \cup M \rightarrow A$ | NZ | 2/2 |
| EOR Memory with A | EORM | 000001 | 1100 | $A \oplus M \cdot A$ | NZ | 1/1 |
| EOR Memory with A | EORMD d | 010001 $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3}$ | $\begin{array}{cccc} 1 & 1 & 0 & 0 \\ d_{3} & d_{2} & d_{1} & d_{0} \end{array}$ | $A \oplus M \cdots A$ | NZ | 2/2 |

Note: $\cap$ : Logical AND
U : Logical OR
$\pm$ : Exclusive OR

Table 22. Compare Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Immediate Not Equal to Memory | INEM i |  | $i \neq M$ | $N Z$ | 1/1 |
| Immediate Not Equal to Memory | INEMD i, d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \neq M$ | NZ | 2/2 |
| A Not Equal to Memory | ANEM | 00000000000100 | $A \neq M$ | NZ | 1/1 |
| A Not Equal to Memory | ANEMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \neq M$ | NZ | 2/2 |
| B Not Equal to Memory | BNEM | 00000100000100 | $B \neq M$ | NZ | 1/1 |
| Y Not Equal to Immediate | YNEI i |  | $Y \neq i$ | NZ | 1/1 |
| Immediate Less or Equal to Memory | ILEM i |  | $i \leqq M$ | NB | 1/1 |
| Immediate Less or Equal to Memory | ILEMD i, d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $i \leqq M$ | NB | 2/2 |
| A Less or Equal to Memory | ALEM | 00000000100100 | $A \leqq M$ | NB | 1/1 |
| A Less or Equal to Memory | ALEMD d | $\begin{array}{llllllllll}0 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $A \leqq M$ | NB | 2/2 |
| B Less or Equal to Memory | BLEM | $\begin{array}{llllllllll}0 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ | $B \leqq M$ | NB | 1/1 |
| A Less or Equal to Immediate | ALEI i |  | $A \leqq i$ | NB | 1/1 |

Table 23. RAM Bit Manipulation Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Set Memory Bit | SEM $n$ | $00010000001 n_{1} n_{0}$ | $1 \cdot M(n)$ |  | 1/1 |
| Set Memory Bit | SEMD n, d | $\begin{array}{lllllllll}0 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & n_{1} \\ n_{0}\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $1 \cdot M(n)$ |  | 2/2 |
| Reset Memory Bit | REM $n$ | $0001100000100 n_{1} n_{0}$ | $0 \cdot M(n)$ |  | 1/1 |
| Reset Memory Bit | REMD n, d |  $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ | $0 \cdot M(n)$ |  | 2/2 |
| Test Memory Bit | TM n | $00010000011 n_{1} n_{0}$ |  | $M(n)$ | 1/1 |
| Test Memory Bit | TMD n, d | $\begin{array}{lllllllll}0 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & n_{1}\end{array} n_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | $M(n)$ | 2/2 |

Table 24. ROM Address Instructions

| Operation | Mnemonic | Operation Code | Function | Status | Words Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Branch on Status 1 | BR b | $11 b_{7} b_{6} b_{5} b_{4} b_{3} b_{2} b_{1} b_{0}$ |  | 1 | 1/1 |
| Long Branch on Status 1 | BRLu | $\begin{array}{lllllll}0 & 1 & 0 & 1 & 1 & 1 & p_{3} \\ p_{2} & p_{1}\end{array} p_{0}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Long Jump Unconditionally | JMPL u | $\begin{array}{lllllll}0 & 1 & 0 & 1 & 0 & 1 & p_{3} p_{2} p_{1} p_{0}\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  |  | $2 / 2$ |
| Subroutine Jump on Status 1 | CAL a |  |  | 1 | 1/2 |
| Long Subroutine Jump on Status 1 | CALL u | $\begin{array}{lllllll}0 & 1 & 0 & 1 & 0 & p_{3} p_{2} p_{1} p_{0}\end{array}$ $d_{9} d_{8} d_{7} d_{6} d_{5} d_{4} d_{3} d_{2} d_{1} d_{0}$ |  | 1 | 2/2 |
| Table Branch | TBR p | 0 $01010101 p_{3} p_{2} p_{1} p_{0}$ |  |  | 1/1 |
| Return from Subroutine | RTN | 000000100000 |  |  | 1/3 |
| Return from Interrupt | RTNI | 00000001000001 | $1 \rightarrow 1 / E$ <br> CA Restore | ST | $1 / 3$ |

Table 25. Input/Output Instructions
Words/

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  |  | $\frac{\text { Function }}{1 \cdot \mathrm{D}(\mathrm{Y})}$ | Status | Cycles$1 / 1$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set Discrete I/O Latch | SED |  | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |  |  |  |
| Set Discrete 1/O Latch Direct | SEDD m | 1 | 0 | , | 1 | 1 | 0 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2} \mathrm{~m}$ | $\mathrm{m}_{1} \mathrm{~m}$ |  | $1 \rightarrow \mathrm{D}(\mathrm{m})$ |  | 1/1 |
| Reset Discrete I/O Latch | RED | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | $\mathrm{O} \rightarrow \mathrm{D}(\mathrm{Y})$ |  | 1/1 |
| Reset Discrete I/O Latch Direct | REDD m | 1 | 0 | 0 | 1 | 1 | 0 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2} \mathrm{~m}$ | $\mathrm{m}_{1} \mathrm{~m}$ |  | $0 \rightarrow D(m)$ |  | 1/1 |
| Test Discrete I/O Latch | TD | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |  | D(Y) | 1/1 |
| Test Discrete I/O Latch Direct | TDD m | 1 | 0 | 1 | 0 | 1 | 0 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2} \mathrm{~m}$ | $\mathrm{m}_{1}$ |  |  | $D(m)$ | 1/1 |
| Load A from R Port Register | LAR m | 1 | 0 | 0 | 1 | 0 | 1 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2} \mathrm{~m}$ | $m_{1}$ |  | $R(m) \rightarrow A$ |  | 1/1 |
| Load B from R Port Register | LBR m | 1 | 0 | 0 | 1 | 0 |  | $m_{3}$ | $\mathrm{m}_{2} \mathrm{~m}$ | $m_{1}$ |  | $R(m) \rightarrow B$ |  | 1/1 |
| Load R Port Register from A | LRA m | 1 | 0 | 1 | 1 | 0 |  | $\mathrm{m}_{3}$ | $\mathrm{m}_{2} \mathrm{~m}$ | $\mathrm{m}_{1}$ |  | $A \rightarrow R(m)$ |  | 1/1 |
| Load R Port Register from B | LRB m | 1 | 0 | 1 | 1 | 0 | 0 | $\mathrm{m}_{3}$ | $\mathrm{m}_{2} \mathrm{~m}$ | $\mathrm{m}_{1} \mathrm{~m}$ |  | B $\cdot \mathrm{R}(\mathrm{m})$ |  | 1/1 |
| Pattern Generation | Pp | 0 | 1 | 1 |  | 1 |  | $\mathrm{p}_{3}$ | $p_{2}$ | $\mathrm{p}_{1}$ |  |  |  | 1/2 |

Table 26. Control Instructions

| Operation | Mremonic | Operation Code |  |  |  |  |  |  |  | Function | Status | Words/ <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No Operation | NOP | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  | 1/1 |
| Start Serial | STS | 01 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |  |  | 1/1 |
| Standby Mode | SBY | 01 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |  |  | 1/1 |
| Stop Mode | STOP | 01 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |  |  | 1/1 |

Table 27. Opcode Map



## Absolute Maximum Ratings

| Item | Symbol | Constant | Unit | Notes |
| :--- | :--- | :--- | :--- | :--- |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 | V |  |
| Programming Voltage | $\mathrm{V}_{\mathrm{PP}}$ | -0.3 to +14.0 | V | 2,8 |
| Terminal Voltage | $\mathrm{V}_{\mathrm{T}}$ | -0.3 to $\mathrm{V}_{\mathrm{Cc}}+0.3$ | V |  |
| Total Allowance of Input Current | $\Sigma \mathrm{lo}_{\mathrm{o}}$ | 50 | mA | 3 |
| Total Allowance of Output Current | $-\Sigma \mathrm{lo}_{0}$ | 50 | mA | 4 |
| Maximum Input Current | $\mathrm{l}_{\mathrm{o}}$ | 4 | mA | 5,7 |
| Maximum Output Current | $-\mathrm{l}_{0}$ | 4 | mA | 6,7 |
| Operating Temperature | $\mathrm{T}_{\mathrm{opr}}$ | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $\mathrm{T}_{\mathrm{stg}}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature (bias) | Tbias | -45 to +90 | ${ }^{\circ} \mathrm{C}$ | 8 |

Notes: 1. Permanent damage may occur if absolute maximum ratings are exceeded. Normal operation should be under the conditions of electrical characteristics. If these conditions are exceeded, it may cause a malfunction or affect the reliability of LSI.
2. $\mathrm{R} 40 / \mathrm{INT}_{0} / \mathrm{TI}_{1}$ (VPP)
3. Total allowance of input current is the total sum of input current which flows in from all I/ O pins to GND simultaneously.
4. Total allowance of output current is the total sum of the output current which flows out from $\mathrm{V}_{\text {cc }}$ to all I/O pins simultaneously.
5. Maximum input current is the maximum amount of input current from each I/O pin to GND.
6. Maximum output current is the maximum amount of output current from $\mathrm{V}_{\mathrm{Cc}}$ to each $\mathrm{I} / \mathrm{O}$ pin.
7. RO-R3, R5-R8, $D_{0}-D_{13}, \phi 1, \phi 2$.
8. Applied for the HD4074509.

## Electrical Characteristics

## DC Characteristics

( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, G N D=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-40$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol | Pins | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $V_{1 H}$ | RESET, <br> $\mathrm{INT}_{\mathrm{O}}, \mathrm{INT}_{1}$, <br> $\mathrm{INT}_{2}, \mathrm{INT}_{3}$, <br> $\mathrm{INT}_{4}, \overline{\mathrm{~T}_{1}}$, <br> $\mathrm{TI}_{2}, \mathrm{SCK}_{1}$, <br> $\overline{\mathrm{SCK}_{2}}, \mathrm{SI}_{1}$, <br> $\mathrm{SI}_{2}$ | 0.8 V CC |  | $V_{C C}+0.3$ | V |  |  |
| Input low Voltage | VIL |  | -0.3 |  | 0.2 V CC | v |  |  |
| Output High Voltage | VOH | $\begin{aligned} & \overline{\mathrm{SCK}_{1}}, \overline{\mathrm{SCK}_{2}}, \\ & \mathrm{SO}_{1}, \mathrm{SO}_{2}, \\ & \mathrm{TO}_{1} \end{aligned}$ | $\mathrm{V}_{C C}-1.0$ |  |  | v | $-\mathrm{I}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ |  |
|  |  | $\phi 1, \phi 2$ | $0.5 \mathrm{~V}_{\mathrm{CC}}$ |  |  | V | $-\mathrm{IOH}_{\mathrm{OH}}=2 \mathrm{~mA}$ |  |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \overline{\mathrm{SCK}_{1}}, \overline{\mathrm{SCK}_{2}} \\ & \mathrm{SO}_{1}, \mathrm{SO}_{2} \\ & \mathrm{TO}_{1} \end{aligned}$ |  |  | 0.4 | v | $\mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  |
|  |  | $\phi 1, \phi 2$ |  |  | 0.4 | $v$ | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ |  |
| Input Leakage Current | $\|1 / 2\|$ | RESET, <br> $\mathrm{INT}_{\mathrm{o}}, \mathrm{NNT}_{1}$, <br> $\mathrm{INT}_{2}, \mathrm{INT}_{3}$, <br> $\frac{\mathrm{NT}_{4}, \overline{T T}_{1}, \mathrm{~T}_{2}}{\mathrm{SCK}_{1}}$, |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=O V$ to $V_{C C}$ |  |
| Three-state Current | $\left\|I_{\text {TS }}\right\|$ | $\phi 1, \phi 2$ |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {in }}=O V$ to $V_{C C}$ |  |
| Power Dissipation in CPU Operation | ICC | $V_{C C}$ |  | TBD | TBD | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{f}_{\mathrm{OSC}}=4.5 \mathrm{MHz} \\ & \text { PLL halts } \end{aligned}$ | 1 |
| Power Dissipation in PLL Operation | ICC | $\mathrm{V}_{\text {CC }}$ |  | TBD | TBD | mA | $V_{C C}=5 \mathrm{~V},$ <br> CPU, PLL operating $\begin{aligned} & \left(\mathrm{f}_{\mathrm{p}}=160 \mathrm{MHz}\right) \\ & \mathrm{f}_{\mathrm{OSC}}=4.5 \mathrm{MHz} \end{aligned}$ | 1 |
| Power Dissipation in Standby Mode | $\mathrm{I}_{\text {SBY }}$ | $\mathrm{V}_{\text {CC }}$ |  | TBD | TBD | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{fOSC}=4.5 \mathrm{MHz} \end{aligned}$ | 1 |
| Power Dissipation in Stop Mode | $I_{\text {stop }}$ | $\mathrm{V}_{\text {CC }}$ |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{C C}=5 \mathrm{~V}$ | 1 |
| Stop Mode Retain Voltage | $V_{\text {stop }}$ | $\mathrm{V}_{\text {CC }}$ | 2 |  |  | V |  |  |

Notes: 1. Output buffer current is excluded.

## Input/Output Characteristics for Standard Pins

( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, GND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-40$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol | Pins | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $V_{1 H}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{13} \\ & \mathrm{RO} \mathrm{R} 4 \end{aligned}$ | $0.7 \mathrm{~V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |  |
| Input Low Voltage | VIL |  | -0.3 |  | 0.22 VCC | V |  |  |
| Output High <br> Voltage (1) | $\mathrm{VOH}_{1}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{13} \\ & \mathrm{RO}-\mathrm{R3} \end{aligned}$ | $\mathrm{V}_{C C}-1.0$ |  |  | V | $-\mathrm{lOH}=1.0 \mathrm{~mA}$ |  |
| Output Low <br> Voltage (1) | VoL1 |  |  |  | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  |
| Output High Voltage (2) | $\mathrm{V}_{\mathrm{OH} 2}$ | R5-R8 | $\mathrm{V}_{C C}-1.0$ |  | . | V | $-\mathrm{lOH}=0.2 \mathrm{~mA}$ |  |
| Output Low <br> Voltage (2) | Vol2 |  |  |  | 0.4 | V | $\mathrm{IOL}=0.3 \mathrm{~mA}$ |  |
| Input/Output Leakage | $\mid \mathrm{IL}$ \| | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{13} \\ & \mathrm{RO}-\mathrm{R} 3, \mathrm{RA}_{1} \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{Cc}}$ | 1 |
| Current |  | R40 (VPP) |  |  | TBD | $\mu \mathrm{A}$ | $V_{\text {in }}=0 \mathrm{~V}$ to $V_{C C}$ |  |

Notes: 1. Output buffer current is excluded.

A/D Converter Characteristics
( $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%, G N D=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-40$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol | Pins | Min | Typ | Max | Unit | Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | Note | Resolution |  | 8 |  | bit |  |
| :--- | :---: | :---: | :---: | :--- | :--- |
| Absolute |  |  | $\pm 6$ | LSB |  |
| Accuracy |  |  |  |  |  |

Liquid Crystal Circuit Characteristics
( $\mathrm{VCC}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, G N D=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-40$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol | Pins | Min | Typ | Max | Unit | Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Segment Driver <br> Descending <br> Voltage | $V_{d s}$ | SEG1-SEG28 |  | 0.6 | V | $\mathrm{I}_{\mathrm{d}}=3 \mu \mathrm{~A}$ | 1 |
| Common Driver <br> Descending <br> Voltage | $\mathrm{V}_{\mathrm{dc}}$ | COM1-COM3 |  | 0.3 | V | $-\mathrm{I}_{\mathrm{d}}=3 \mu \mathrm{~A}$ |  |
| LCD Power |  |  |  |  |  |  |  |
| Supply Dividing <br> Resistor | RWELL |  |  |  |  |  |  |

Note 1: Descending voltage from power supply pins V1, V2, V3, and GND to the segment and common pins.

PLL and IF Circuit Characteristics
( $V_{C C}=5 \mathrm{~V} \pm 10 \%, G N D=G N D(P L L)=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-40$ to $+70^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol | Pins | Min | Typ | Max | Unit | Test Condition | Note |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| PLL Power <br> Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ <br> (PLL) | $\mathrm{V}_{\mathrm{CC}}(\mathrm{PLL})$ | $\mathrm{V}_{\mathrm{CC}}-0.3$ | $\mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |  |
| Input Frequency | $\mathrm{f}_{\text {in }}$ | $\mathrm{PLL}(\mathrm{P})$ | 20 | - | 160 | MHz | $\mathrm{V}_{\text {in }}=0.3 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ |  |
| Input Frequency | $\mathrm{f}_{\mathrm{in} 2}$ | $\mathrm{PLL}(\mathrm{D})$ | 0.4 | - | 20 | MHz | $\mathrm{V}_{\text {in }}=0.3 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ |  |
| Input Frequency | $\mathrm{f}_{\text {in }}$ | IF | 0.4 | - | 15 | MHz | $\mathrm{V}_{\text {in }}=0.3 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ |  |

## AC Characteristics

( $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%, G N D=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-40$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol | Pins | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | fosc | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |  | 4.5 |  | MHz |  |  |
| N ins Insuction <br> UO Cycle Time | $\mathrm{t}_{\mathrm{cyc}}$ |  |  | 1.78 |  | $\mu \mathrm{S}$ | Divide-by-8 |  |
| External Interrupt Signal High, Low Width | $\begin{aligned} & t_{I H}, \\ & t_{l L} \end{aligned}$ | $\overline{\mathrm{NT}_{0}}, \mathrm{INT}_{1}$, $\mathrm{INT}_{2}, \mathrm{INT}_{3}$, $\mathrm{INT}_{4}$ | 2 |  |  | $\mathrm{t}_{\text {cyc }}$ |  | 1 |
| RESET High Width | $\mathrm{t}_{\text {RSTH }}$ | RESET | 2 |  |  | $\mathrm{t}_{\mathrm{cyc}}$ | Other than stop mode | 2 |
|  |  |  | 20 |  |  | ms | Stop mode |  |
| RESET Rise Time | $\mathrm{t}_{\text {RST }}$ | RESET |  |  | TBD | ms |  | 2 |
| Input Capacity | $\mathrm{C}_{\text {in }}$ | All pins other than R40(VPp) |  |  | 15 | pF | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz}, \\ & \mathrm{~V}_{\text {in }}=\mathrm{OV}, \end{aligned}$ |  |
|  |  | R40(VPP) |  |  | TBD |  | $\mathrm{T}_{\mathrm{a}}=25 \mathrm{C}$ |  |
| Power Supply Voltage Rise Time | trcc |  | TBD |  | TBD | ms |  | 3 |

Notes: 1. See figure 68
2. See figure 69
3. See figure 70

## Serial Interface Timing Characteristics

( $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%$, $\mathbf{G N D}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-\mathbf{4 0}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted.)

- At Transfer Clock Output

| Item | Symbol | Pins | Min | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer Clock Cycle Time | ${ }_{\text {tscyc }}$ | $\overline{\mathrm{SCK}} 1, \overline{\mathrm{SCK}} 2$ | 1 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | Load circuit in Fig. 72 | 1,2 |
| Transfer Clock "High" Level Width | tscen | $\overline{\mathrm{SCK}} 1, \overline{\mathrm{SCK}} 2$ | 0.4 | - | - | $\mathrm{tscyc}^{\text {c }}$ |  | 1,2 |
| Transfer Clock "Low" Level Width | ${ }_{\text {tscki }}$ | $\overline{\mathrm{SCK}_{1}}, \overline{\mathrm{SCK}_{2}} \mathbf{0 . 4}$ |  | - | - | ${ }_{\text {tscyc }}$ |  | 1,2 |
| Transfer Clock Rise Time | ${ }_{\text {tsCKr }}$ | $\overline{\mathrm{SCK}_{1}}, \overline{\mathrm{SCK}_{2}}-$ |  | - | 100 | ns |  | 1,2 |
| Transfer Clock Fall Time | tsckf | $\overline{\mathrm{SCK}_{1}}, \overline{\mathrm{SCK}_{2}}-$ |  | - | 100 | ns |  | 1,2 |
| Serial Output Data Delay Time | $t_{\text {DSO }}$ | $\mathrm{SO}_{1}, \mathrm{SO}_{2}$ | - | - | 300 | ns |  | 1,2 |
| Serial Input Data Set-up Time | ${ }_{\text {tss }}$ | $\mathrm{SI}_{1}, \mathrm{SI}_{2}$ | 300 | - | - | ns |  | 1 |
| Serial Input Data Hold Time | ${ }^{\text {H }}$ SI | $\mathrm{SI}_{1}, \mathrm{SI}_{2}$ | 150 | - | - | ns |  | 1 |

- At Transter Clock input

| Item | Symbol | $\begin{aligned} & \text { Pin } \\ & \text { Name } \quad \text { Min } \end{aligned}$ | Typ | Max | Unit | Test Condition | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer Clock End Detection Time | tscknd | $\overline{\mathrm{SCK}_{1}}, \overline{\mathrm{SCK}_{2}} 1$ | - | - | $\mathrm{t}_{\text {cyc }}$ |  | 1, 3 |
| Transfer Clock "High" Level Width | tscku | $\overline{\mathrm{SCK}_{1}}, \overline{\mathrm{SCK}_{2}} 0.4$ | - | - | $\mathrm{t}_{\text {cyc }}$ |  | 1 |
| Transfer Clock "Low" Level Width | tscki | $\overline{\mathrm{SCK}_{1}}, \overline{\mathrm{SCK}_{2}} 0.4$ | - | - | $\mathrm{t}_{\text {cyc }}$ |  | 1 |
| Transfer Clock Rise Time | ${ }_{\text {tsckr }}$ | $\overline{\mathrm{SCK}_{1}}, \overline{\mathrm{SCK}_{2}}-$ | - | 100 | ns |  | 1 |
| Transfer Clock Fall Time | tsckf | $\overline{\mathrm{SCK}_{1}}, \overline{\mathrm{SCK}_{2}}-$ | - | 100 | ns |  | 1 |
| Serial Output Data Delay Time | toso | $\mathrm{SO}_{1}, \mathrm{SO}_{2}-$ | - | 250 | ns | Load circuit in | 1,2 |

Fig. 72

| Serial Input Data <br> Set-up Time | $\mathrm{t}_{\mathrm{SSI}}$ | $\mathrm{SI}_{1}, \mathrm{SI}_{2}$ | 300 | - | - | ns | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Serial Input Data <br> Hold Time | $\mathrm{t}_{\mathrm{HSI}}$ | $\mathrm{SI}_{1}, \mathrm{SI}_{2}$ | 150 | - | - | ns | 1 |

Notes: 1. See figure 71
2. See figure 72
3. Transfer clock end detection time is an input transfer clock high level width after 8 transfer clock inputs. If the following clock is input before this, the serial interrupt request flag may not be set.
$\overline{I N T}_{0}$, INT $_{1}$, $\mathrm{INT}_{2}, \mathrm{INT}_{3}$, $\mathrm{INT}_{4}$ 0.8 Vcc
$0.2 \mathrm{Vcc} f$ 5


Figure 68. Interrupt Timing


Figure 69. Reset Timing


Figure 70. Supply Voltage Rise Time


* $\mathrm{V}_{\mathrm{cc}}-2.0 \mathrm{~V}$ and 0.8 V are the threshold voltage for transfer clock output. 0.8 Vcc and 0.2 V cc are the threshold voltage for transfer clock input.

Figure 71. Serial Interface Timing


Figure 72. Timing Load Circuit

## Programming Electrical Characteristics for HD4074509

## DC Characteristics

$\left(V_{C C}=6 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Item |  | Symbol | Min | Typ | Max | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}, \mathrm{~A}_{0}-\mathrm{A}_{14}, \overline{O E}, \overline{\mathrm{CE}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 2.2 |  | $\mathrm{V}_{\mathrm{Cc}}+0.3$ | V |  |
| Input low voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}, \mathrm{~A}_{0}-\mathrm{A}_{14}, \overline{O E}, \overline{C E}$ | $\mathrm{V}_{\text {IL }}$ | -0.3 |  | 0.8 | V |  |
| Output high voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  |  | V | $\mathrm{l}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ |
| Output low voltage | $\mathrm{O}_{0}-\mathrm{O}_{7}$ | $\mathrm{V}_{\text {OL }}$ |  |  | 0.4 | V | $\mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |
| Input leakage current | $\mathrm{O}_{0}-\mathrm{O}_{7}, \mathrm{~A}_{0}-\mathrm{A}_{14}, \overline{O E}, \overline{\mathrm{CE}}$ | $\mid \mathrm{ILI}$ \| |  |  | 2 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=5.25 \mathrm{~V} / 0.5 \mathrm{~V}$ |
| $V_{\text {CC }}$ current |  | Icc |  |  | 30 | mA |  |
| VPP current |  | IPP |  |  | 40 | mA |  |

AC Characteristics
$\left(\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Item | Symbol | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | Test Condition



Figure 73. PROM Programming/Verify Timing

## Package Dimensions

FP-80B


## Hitachi America, Ltd.

SEMICONDUCTOR and IC DIVISION
Hitachi America, Ltd.
Semiconductor \& IC Division
Hitachi Plaza
2000 Sierra Point Parkway
Brisbane, CA 94005-1819
Telephone: 415-589-8300
Telex: 17-1581
Twx: 910-338-2103
FAX: 415-583-4207

## REGIONAL OFFICES

## MID-ATLANTIC REGION

Hitachi America, Ltd. 1700 Galloping Hill Rd. Kenilworth, NJ 07033 201/245-6400

NORTHEAST REGION
Hitachi America, Ltd.
5 Burlington Woods Drive
Burlington, MA 01803
617/229-2150
NORTH CENTRAL REGION
Hitachi America, Ltd.
500 Park Blvd., Suite 415
Itasca, IL 60143
312/773-4864

## NORTHWEST REGION

Hitachi America, Ltd.
2000 Sierra Point Parkway
Brisbane, CA 94005-1819 415/589-8300

SOUTH CENTRAL REGION
Hitachi America, Ltd.
Two Lincoln Centre, Suite 865
5420 LBJ Freeway
Dallas, TX 75240
214/991-4510
SOUTHWEST REGION
Hitachi America, Ltd.
18300 Von Karman Avenue, Suite 730
Irvine, CA 92715
714/553-8500

## SOUTHEAST REGION

Hitachi America, Ltd.
4901 N.W. 17th Way, Suite 302
Fort Lauderdale, FL 33309
305/491-6154

## AUTOMOTIVE

Hitachi America, Ltd.
6 Parklane Blvd., \#558
Dearborn, MI 48126
313/271-4410

## DISTRICT OFFICES

Hitachi America, Ltd.
3800 W. 80th Street
Suite 1050
Bloomington, MN 55431
612/896-3444
Hitachi America, Ltd.
21 Old Main Street, Suite 104
Fishkill, NY 12524
914/897-3000

Hitachi America, Ltd.
6161 Savoy Dr., Suite 850
Houston, TX 77036
713/974-0534
Hitachi (Canadian) Ltd.
2625 Queensview Dr. Ottawa, Ontario, Canada K2A 3Y4 613/596-2777

Hitachi America, Ltd.
401 Harrison Oaks Blvd.
Suite \#317
Cary, NC 27513
919/481-3908

Our Standards Set Standards

Hitachi America, Ltd. Semiconductor and IC Division Hitachi Plaza<br>2000 Sierra Point Parkway, Brisbane, CA 94005-1819 1-415-589-8300


[^0]:    * : Under development

[^1]:    *: Under Development

[^2]:    $\mathrm{PC}_{13}$ to $\mathrm{PC}_{0}$ : Program Counter
    ST: Status
    CA; Carry

[^3]:    (Note 1) Applied to I/O pins with "CMOS" Output selected by mask option.
    (Note 2) Pull-up MOS current and output buffer current are excluded.
    (Note 3) Applied to I/O pins with "with Pull-up MOS" selected by mask option.

[^4]:    $\mathrm{PC}_{13}$ to $\mathrm{PC}_{0}$; Program Counter
    ST; Status
    CA; Carry

[^5]:    Notes: 1. See figure 31
    2. See figure 32

[^6]:    Notes: DC-64S: 64-pin shrink type ceramic DIP with window DC-64SP: 64-pin shrink type ceramic piggy back
    DP-64S: 64-pin shrink type DIP
    FP-64: 64-pin flat plastic package (rectangular shape)
    FP-64A: 64-pin flat plastic package (square shape)
    FP-64B: 64-pin flat plastic package (rectangular shape)

[^7]:    - Program Area ..... \$0000 to \$1FFF; HD614P080S \$0000 to \$3FFF; HD614P0160S

[^8]:    - Program Area ..... \$0000 to \$1FFF

[^9]:    * Don't care

[^10]:    Notes: 1. t $_{\text {SUBcyc }}=244.14 \mu \mathrm{~s}$ (when 32.768 kHz crystal oscillation is used.)
    2. Timer counter overflow output cycle (s) $=$ Input clock cycle(s) $\times 256$
    3. LCD enters into halt mode when PSW/TCA reset is selected during LCD display (Power switch OFF). To display LCD continuously, PSW/TCA reset time must be minimized by programming.

[^11]:    * Don't care

[^12]:    Internal Clock Operation (Crystal Oscillation); Clock for Timer
    Clock Oscillation Frequency $\quad$ foscx $^{\text {On }}$ 32.768

[^13]:    - $V_{1}, V_{2}$ and $V_{3}$

[^14]:    (NOTE) All voltages are with respect to GND.

    * A typical value of ICCSO is a reference value when $T_{a}$ is at $25^{\circ} \mathrm{C}$.

[^15]:    Notes: 1 . Initial value of the LCD output register depends on the value of the data retention bit

