

# **Table of Contents**

## GTE Microcircuits Data Book

Microprocessors Microcomputers Peripherals

Index

Custom/Semicustom



Communications

3

Δ

5

6

Applications





**Quality Assurance** 





2000 West 14th Street • Tempe, AZ 85281 Tel: (602) 968-4431 • Telex TRT 187202

#### Microcircuits

GTE

.

## Contents

#### Section 1 Page Microprocessors/Microcomputers/Peripherals G65SCXX, 8-Bit Microprocessor Family ...... 1-1 Section 2 Custom/Semicustom Semicustom Design—GTE Gate Arrays ..... 2-3 Section 3 Communications Section 4 Applications Section 5 Section 6

#### Microcircuits

513

## **Numerical Index**

#### Page

#### Page

	•
G24002	Subscriber Line Interface Circuit
	(SLIC)—Interface IC 3-9
G24010	Subscriber Line Interface Circuit
	(SLIC)—Control IC 3-17
G24020	Subscriber Line Compensation
	Network 3-27
G24352	Single Channel PCM Codec/Filter,
	$\mu$ -Law with Signaling
G24353	Single Channel PCM Codec/Filter,
	$\mu$ -Law with Signaling
G24354	Single Channel PCM Codec/Filter,
	$\mu$ -Law without Signaling
G24357	Single Channel PCM Codec/Filter,
	A-Law 3-29
G24800	Mini-Packet Receiver/Transmitter
	(MPRT) 3-31
G24802	Voice Packet Assembler/Disassembler
	(VPAD) 3-43
G50000B	Gate Arrays 2-7
G65DS-150	Evaluation Board for G65SC150
	Microcomputer 1-105
G65SC00	Application Note 4-1
G65SC02	8-Bit Microprocessor, 65K Bytes,
	On-Board Oscillator 1-1
G65SC03	8-Bit Microprocessor, 4K Bytes 1-1
G65SC04	8-Bit Microprocessor, 8K Bytes 1-1
G65SC05	8-Bit Microprocessor, 4K Bytes 1-1
G65SC06	8-Bit Microprocessor, 4K Bytes 1-1
G65SC07	8-Bit Microprocessor, 8K Bytes 1-1
G65SC12	8-Bit Microprocessor, 65K Bytes 1-1
G65SC13	8-Bit Microprocessor, 4K Bytes 1-1
G65SC14	8-Bit Microprocessor, 8K Bytes 1-1
G65SC15	8-Bit Microprocessor, 4K Bytes 1-1
G65SC21	Peripheral Interface Adapter 1-15
G65SC22	Versatile Interface Adapter 1-25
	······

	•
G65SC32	RAM, I/O, Timer 1-45
G65SC37	Timing and Keyboard/Display
	Interface (TKDI) 1-53
G65SC51	Asynchronous Communications
	Interface Adapter 1-55
G65SC102	8-Bit Microprocessor, 65K Bytes,
	On-Board Oscillator, Advanced
	Memory Access 1-1
G65SC103	8-Bit Microprocessor, 4K Bytes,
	Advanced Memory Access 1-1
G65SC104	8-Bit Microprocessor, 8K Bytes,
	Advanced Memory Access 1-1
G65SC105	8-Bit Microprocessor, 4K Bytes,
	Advanced Memory Access 1-1
G65SC106	8-Bit Microprocessor, 4K Bytes,
	Advanced Memory Access 1-1
G65SC107	8-Bit Microprocessor, 8K Bytes,
	Advanced Memory Access 1-1
G65SC112	8-Bit Microprocessor, 65K Bytes,
	On-Board Oscillator, Bus Enable 1-1
G65SC115	8-Bit Microprocessor, 4K Bytes,
	Memory Lock 1-1
G65SC150	Application Note 4-17
G65SC150	Communications Terminal Unit 1-63
G65SC151	Standard Option, Communications
	Terminal Unit 1-79
G65SC802	8/16-Bit Microprocessor; 2, 4, 6
	or 8 MHz 1-83
G65SC816	8/16-Bit Microprocessor, 2, 4, 6
	or 8 MHz 1-83
G8870	DTMF Integrated Receiver 3-45
G8870-1	DTMF Integrated Receiver 3-53
G8880	Integrated DTMF Transceiver 3-63
G8912B	PCM Transmit/Receive Filter 3-77

#### **Microcircuits**

[ 2



#### Sales Offices:

Technical or sales assistance may be requested from the GTE Microcircuits area sales office nearest you.

Western GTE Microcircuits 2100 N. Sepulveda

2100 N. Sepulveda Blvd. Suite 27 Manhattan Beach, CA 90266 Tel: 213/546-4731 EasyLink: 62904400

#### Central

GTE Microcircuits Ambassador 1, Suite 102 10920 Ambassador Drive Kansas City, MO 64153 Tel: 1-800-826-1309

#### Eastern

GTE Microcircuits 380 Town Line Road Hauppauge, NY 11788 Tel: 516/724-8300 EasyLink: 62911966

#### Europe

GTE Microcircuits Montenstrasse 11 8000 Munich 19 West Germany Tel: 089/1 78 20 31 Telex: 528452 gtemc d

#### WARNING:

MOS CIRCUITS ARE SUBJECT TO DAMAGE FROM STATIC DISCHARGE Internal static discharge circuits are provided to minimize part damage due to environmental static electrical charge build-ups. Industry established recommendations for handling MOS circuits include:

- Ship and store product in conductive shipping tubes or in conductive foam plastic. Never ship or store product in non-conductive plastic containers or non-conductive plastic foam material.
- 2. Handle MOS parts only at conductive work stations.
- 3. Ground all assembly and repair tools.

The information contained herein is provided gratuitously and without liability, to any user. Reasonable efforts have been made to verify the accuracy of the information but no guarantee whatsoever is given as to the accuracy or as to its applicability to particular uses. In every instance, it must be the responsibility of the user to determine the suitability of the products for each application. GTE Microcircuits products are not authorized for use as critical components in life support devices or systems. Nothing contained herein shall be construed as a recommendation to use any product in violation of existing patents or other rights of third parties. The sale of any GTE Microcircuits product is subject to all GTE Microcircuits Terms and Conditions of Sale and Sales Policies, copies of which are available upon request.

#### © GTE Microcircuits 1987

**GTE Microcircuits** 

2000 West 14th Street/Tempe, Arizona 85281

(602) 968-4431/Telex TRT 187202

.

# Microprocessors Microcomputers Peripherals



Microcircuits

a di seconda da second Seconda da s Seconda da se

,



## G65SCXX Series G65SC1XX Series

## **Microcircuits**

## CMOS G65SCXXX 8-Bit Microprocessor Family

#### **Features**

- CMOS family that is compatible with NMOS 6500 series microprocessors
- Uses single +5 volt power supply
- Low power consumption (4mA @ 1 MHz) allows battery-powered operation
- Enhanced instruction set: 27 additional op codes encompassing eight new instructions enhance software performance compared to existing NMOS 6500 microprocessor instruction set --64 microprocessor instructions

  - -178 operational codes -15 addressing modes
- Choice of 4K, 8K or 65K-byte addressable memory
- 1, 2, 3 or 4 MHz operation
- · Choice of external or on-board clock generator operation
- On-board clock generator/oscillator can be driven by an external single-phase clock input, an RC network, or a crystal circuit
- Advanced memory access timing (φ4) on selected versions
- · Early address valid allows use with slower memories
- Early write data for dynamic memories
- 8-bit parallel processing
- Decimal and binary arithmetic
- Pipeline architecture
- Programmable stack pointer
- Variable length stack
- Interrupt capability
- Non-maskable interrupt
- 8-bit bidirectional data bus
- "Ready" input (for single cycle execution)
- Direct memory access capability
- Bus compatible with M6800
- Available on selected versions, a memory lock output and bus enable input signals simplify multiprocessor designs

TABLE I. G65SCXXX FAMILY MICROPROCESSOR CAPABILITIES

#### General Description

The G65SCXXX is a totally software-compatible microprocessor family manufactured using the state-of-the-art silicon gate CMOS process. The family consists of two series of devices: one series, designated G65SCXX is pin-to-pin compatible with NMOS versions of the 6500 currently on the market; the other series, designated G65SC1XX includes several enhancements not available with other designs. The family provides the designer with a wide selection of addressable memory ranges, on-board or external clocks, and input interrupt options. All of the microprocessors are software compatible within the group and all are bus compatible with MC6800 products.

As shown in Table I, the family includes 18 microprocessors of which three have on-chip oscillators while the others require an external clock generator. The G65SC02, G65SC102 or G65SC112 clock generator circuit may be driven by an external crystal (Figure 2a), an RC network (Figure 2b) or by an external clock source. The versions of the microprocessor which require an external clock source are generally intended for multiprocessor applications where maximum timing control is necessary. The three family members with on-chip oscillators are intended for high performance, low cost operations where single phase inputs, crystals, or RC inputs provide the time base.

Ten of the microprocessors in the G65SCXX Series are pin-to-pin compatible with the NMOS 6500 microprocessors offered by several other manufacturers. However, the use of the leading-edge CMOS process technology ensures several software or programming enhancements not available to users of the NMOS 6500. The enhancements include two additional addressing modes, an expanded microprocessor instruction set (from 56 to 64 instructions), and expanded operational codes (from 151 to 178). In addition, a series of operational enhancements are provided which materially improve the effective use of the microprocessor. These enhancements are explained in Table V of the section of this data sheet devoted to system software and programming. This series of microprocessors provides the user an architecture and instruction set with which he is basically familiar (6502), the several operational enhancements notwithstanding, plus all of the advantages of leading edge CMOS technology; i.e., increased noise immunity, higher reliability, and greatly reduced power consumption. (Continued on page 2)

ITEM NO.	PART NUMBER	DIP PINS	ADDRESSABLE MEMORY (BYTES)	ON-BOARD CLOCK OSCILLATOR (SEE NOTE)	EXTERNAL CLOCK GENERATOR REQUIRED	ADVANCED MEMORY ACCESS (#4)	IRQ	NMI	<u>50</u>	DBE	BE	SYNC	RDY	ML	RES
1	G65SC02	40	65K	•			•	•	•			•	•		•
2	G65SC03	28	4K		•		•	•							•
3	G65SC04	28	8K		•		•								•
4	G65SC05	28	4K		•		•						•		•
5	G65SC06	28	4K .		•		•								•
6	G65SC07	28	8K		•								•		•
7	G65SC12	40	65K		•		•	•	•	•		•			•
8	G65SC13	28	4K		•		•	•							•
9	G65SC14	28	8K		•		•								•
10	G65SC15	28	4K		•		•						•		•
31	G65SC102	40	65K	•		•	•	•	•		•	•	•	•	•
12	G65SC103	28	4K		•	•	•	•							•
13	G65SC104	28	8K		•	•	•								٠
14	G65SC105	28	4K		•	•	•						•		•
15	G65SC106	28	4K		•	•	•								•
16	G65SC107	28	8K		•	•							•		•
17	G65SC112	40	65K	•			•	•	•		•	•	•	•	•
18	G65SC115	28	4K		•		•						•	•	•

NOTE: These devices can operate in any of the following clock generation modes: 1. External crystal 2. External RC network 3  $\phi$ O(IN) from external clock source

#### **General Description (Continued)**

In addition to enhanced software programming, the use of CMOS processing also allows several hardware enhancements that are not available to users of the NMOS 6500 products. These hardware enhancements are listed and explained in Table II.

The G65SC1XX Series microprocessors (the "one-hundred" series) are a natural evolution of the 6500 product line. Basically, these products (G65SC102-107) have the same features as the G65SCXX Series, except these products also offer the designer the advantage of an on-board divide-by-four oscillator. The divide-by-four network permits the use of an economical television crystal (3.579545 MHz), plus the added advantage of increasing the access time (tACC) by approximately 25 percent.

On the G65SC102, additional features include memory lock output  $(\overline{ML})$  and bus enable (BE), both of which will tend to simplify system applications. These functions are explained in the section of this data sheet entitled "Signal Description."

All versions of the G65SCXXX microprocessor family are available in plastic, ceramic, cerdip, or leadless chip carrier packaging. All versions are available in 1, 2, 3 and 4 MHz maximum operating frequencies.

#### Absolute Maximum Ratings: (Note 1)

Rating	Symbol	Value	Unit
Supply Voltage	VDD	-0.3 to +7.0	v
Input Voltage	VIN	-0.3 to VDD +0.3	v
Operating Temperature	TA	-40 to +85	°C
Storage Temperature	Ts	-55 to +150	°C

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

Notes:

1. Exceeding these ratings may result in permanent damage. Functional operation under these conditions is not implied.

#### DC Characteristics: VDD = 5.0V ±5%, VSS = 0V, TA = -40°C to +85°C Industrial, 0°C to +70°C Commercial

Parameter	Symbol	Min	Max	Unit
Input High Voltage ¢0(IN), CLK (IN) ¢2 (IN) RES, NMI, RDY, IRO, Data, SO, DBE, BE	ViH	2.4 Vdd - 0.2 2.0	VDD + 0.3 VDD + 0.3 VDD + 0.3	v v v
Input Low Voltage ¢0 (IN), CLK (IN) ¢2 (IN) RES, NMI, RDY, IRQ, Data, SO, DBE, BE	VIL	-0.3 -0.3 -0.3	0.4 0.2 0.8	v v v
Input Leakage Current (ViN = 0 to VDD) RES, NMI, RDY, IRQ, SO, DBE, BE (Internal Pull-Up), CLK (IN) [10X] \$\phi2\$ (IN), \$\phi4\$ (IN), CLK (IN) [0X, 1X, 11X]	lin		1.0/-100 ±1.0	μΑ μΑ
Three-State Leakage Current Address, Data, R/W	Ιτςι		±10.0	μΑ
Output High Voltage (ΙοΗ = -100 μΑ, Vod = 4.75V) SYNC, Data, A0-A15, R/W	Voн	2.4	_	v
Output Low Voltage (IoL = 1.6 mA, VDD = 4.5V) SYNC, Data, A0-A15, R/W	Vol		0.4	v
Supply Current f = 1 MHz (No Load) f = 2 MHz f = 3 MHz f = 4 MHz	ססו	. –	4 8 12 16	mA
Standby Power Dissipation (¢2 = VIH, Inputs = Vss or VDD Outputs Unloaded)	Рѕву		50.0	μW
Capacitance (Vin = 0, Ta = 25°C, f = 1 MHz) Logic, φ0(IN), CLK (IN) A0-A15, R/W Data (Three-State) φ2 (IN)	Cin Cts C2 (IN)	-	10 15 40	pF

#### AC Characteristics, G65SC02-07, G65SC12-15, G65SC112, 115: VDD = 5.0V ±5%, TA = -40°C to +85°C Industrial. 0°C to +70°C Commercial

	1 MHz 2 MHz 3 MHz											
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit		
Delay Time, ¢0 (IN) to ¢2 (OUT)	tDø0	_	40	_	40	-	40	-	40	nS		
Delay Time, $\phi$ 2 (IN) to $\phi$ 2 (OUT)	tD¢2	-	35	-	35		35	_	35	nS		
Delay Time, $\phi$ 1 (OUT) to $\phi$ 2 (OUT)	tDø1	-	50	-	50	-	50	-	50	nS		
Delay Time, $\phi^2$ (OUT) to $\overline{OSC}$ (OUT)	tDOSC	-	50		50	-	50		50	nS		
Cycle Time	tcvc	1.0	DC	0.50	DC	0.33	DC	0.25	DC	μS		
Clock Pulse Width Low	tPW (φ2L)	470	10000	240	10000	160	10000	115	10000	nS		
Clock Pulse Width High	tPW (φ2H)	470	-	240	-	160	-	115	-	nS		
Fall Time, Rise Time	tF, tR		25	-	25		15		15	nS		
Address Hold Time	tан	15		15	_	15	-	15		nS		
Address Setup Time	tads	-	225	-	140	-	110	_	90	nS		
Access Time	tacc	675	-	310	-	170	-	110	_	nS		
Read Data Hold Time	<b>t</b> DHR	10		10		10	-	10	-	nS		
Read Data Setup Time	tDSR	100	-	50	-	50	-	50	-	nS		
Write Data Delay Time	tMDS	-	175	-	100		75	-	70	nS		
Write Data Hold Time	tohw	15	-	15	-	15	-	15	-	nS		
SYNC, ML Setup Time	tsy, tml	-	225	-	140	_	110	-	90	nS		
SYNC, ML Hold Time	tsyn, tmln	-	0	-	0	-	0		0	nS		
SO Setup Time	tso	100	-	50	-	35	-	25	-	nS		
Processor Control Setup Time	tPCS ·	200	-	200	-	150	-	120	-	nS		

#### AC Characteristics, G65SC102-107: VDD = 5.0V ±5%, TA = -40° C to +85° C Industrial, 0° C to +70° C Commercial

		11	ИHz	3 N	ΛHz	4 N	T			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Delay Time, CLK (IN) to $\phi$ 2 (OUT)	<b>t</b> DCLK	-	75	-	75		75		75	nS
Delay Time, $\overrightarrow{OSC}$ (OUT) to $\phi 2$ (OUT)	tposc	-	70	-	70	_ ·	70		70	nS
Cycle Time	tcyc	1.0	DC	0.50	DC	0.33	DC	0.25	DC	μS
Clock Pulse Width Low	tPW (ø2L)	470	10000	240	10000	160	10000	115	10000	nS
Clock Pulse Width High	tpw (φ2H)	470	-	240	-	160	-	115		nS
Fall Time, Rise Time	tF, tR	-	25	-	25		15		15	nS
Delay Time, $\phi 2$ (OUT) to $\phi 4$ (OUT)	tavs	-	250	-	125	-	83	-	63	nS
Address Valid to $\phi$ 4 (OUT)	tAø4	50	-	25	-	16	-	12	-	nS
Address Hold Time	tан	15		15		15	-	15		nS
Access Time	tacc	695	_	340		220		170		nS
Read Data Hold Time	<b>t</b> DHR	10	_	10	-	10	-	10		nS
Read Data Setup Time	tDSR	80	-	40	-	30		20	-	nS
Write Data Hold Time	tohw	15	-	15	-	15		15	-	nS
Write Data Delay Time	tDDø4	-	200	-	110		70		30	nS
SYNC, ML Setup Time	tsy, tml	-	225	-	140	-	110	_	90	nS
SYNC, ML Hold Time	tsyn, tmln	-	225	-	140	-	110	-	90	nS
SO Setup Time	tso	100	-	50	-	35	-	25	-	nS
Processor Control Setup Time	tPCS	100	-	50	-	35	-	25		nS




G65SCXX

#### TIMING DIAGRAM:

G65SC02, 03, 04, 05, 06, 07 G65SC12, 13\*, 14\*, 15\* G65SC112, 115\*


\*Variation of timing required. Contact factory for details.





TIMING DIAGRAM:

G65SC102-107




Notes: 1. Load = 100 pF.

2. Voltage levels shown are VL  $\leq$  0.4 V, VH  $\geq$  2.4 V, unless otherwise specified.

3. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.

#### **Microcircuits**



Note: Refer to Table I for signal input/output applicability.



#### **Functional Description**

#### **Timing Control**

The timing control unit keeps track of the instruction cycle being monitored. The unit is set to zero each time an instruction fetch is executed and is advanced at the beginning of each phase one clock pulse for as many cycles as is required to complete the instruction. Each data transfer which takes place between the registers depends upon decoding the contents of both the instruction register and the timing control unit.

#### **Program Counter**

The 16-bit program counter provides the addresses which step the microprocessor through sequential instructions in a program.

Each time the microprocessor fetches an instruction from program memory, the lower byte of the program counter (PCL) is placed on the low-order bits of the address bus and the higher byte of the program counter (PCH) is placed on the high-order 8 bits. The counter is incremented each time an instruction or data is fetched from program memory.

#### Instruction Register and Decode

Instructions fetched from memory are gated onto the internal data bus. These instructions are latched into the instruction register then decoded, along with timing and interrupt signals, to generate control signals for the various registers.

#### Arithmetic and Logic Unit (ALU)

All arithmetic and logic operations take place in the ALU including incrementing and decrementing internal registers (except the program counter). The ALU has no internal memory and is used only to perform logical and transient numerical operations.

#### Accumulator

The accumulator is a general purpose 8-bit register that stores the results of most arithmetic and logic operations. In addition, the accumulator susally contains one of the two data words used in these operations.

#### Index Registers

There are two 8-bit index registers (X and Y), which may be used to count program steps or to provide an index value to be used in generating an effective address.

When executing an instruction which specifies indexed addressing, the CPU fetches the op code and the base address, and modifies the address by adding the index register to it prior to performing the desired operation. Pre- or post-indexing of indirect addresses is possible.

#### Stack Pointer

The stack pointer is an 8-bit register used to control the addressing of the variable-length stack. The stack pointer is automatically incremented and

decremented under control of the microprocessor to perform stack manipulations under direction of either the program or interrupts ( $\overline{NMI}$  and  $\overline{IRQ}$ ). The stack allows simple implementation of nested subroutines and multiple level interrupts.

G65SCX

#### **Processor Status Register**

The 8-bit processor status register contains seven status flags. Some of the flags are controlled by the program, others may be controlled both by the program and the CPU. The 6500 instruction set contains a number of conditional branch instructions which are designed to allow testing of these flags.

#### Signal Description

#### Address Bus (AO-AXX)

Refer to the particular package configuration for the respective number of address lines.

In both the 40-pin and 44-pin packages, A0-A15 forms a 16-bit address bus for memory and I/O exchanges on the data bus. The address lines are set (See BE below.) to the high impedance state by the bus enable (BE) signal. The output of each address line is TTL compatible, capable of driving one standard TTL load and 130 pF.

#### Bus Enable (BE)

This signal allows external control of the data and the address output buffers and  $R/\overline{W}$ . For normal operation, BE is high causing the address buffers and  $R/\overline{W}$  to be active and the data buffers to be active during a write cycle. For external control, BE is held low to disable the buffers.

#### Clock In (CLK (IN))

The 65SC 10X Series is supplied with an internal clock generator operating at four times the  $\phi 2$  frequency. The frequency of these clocks is externally controlled by the crystal or oscillator circuit shown in Figure 2.

#### Phase 0 In ( $\phi$ 0(IN))

This is the buffered clock input to the internal clock generator on the G65SC0X series. Clock outputs  $\phi$ 1(OUT) and  $\phi$ 2(OUT) are derived from this signal.

#### Phase 2 in $(\phi 2(IN))$

This is the unbuffered clock input to the internal clock generator on the G65SC1X and G65SC11X series. The clock output,  $\phi$ 2(OUT), is derived from this signal.

#### Data Bus Enable (DBE)

This TTL-compatible input allows external control of the three-state data output buffers. In normal operation, DBE would be driven by the phase two ( $\phi$ 2) clock, thus allowing data input from microprocessor only during  $\phi$ 2. During the read cycle, the data bus buffers are internally disabled, becoming essentially an open circuit. To disable the data bus externally, DBE should be held low.

#### Data Bus (D0-D7)

The data lines (D0-D7) constitute an 8-bit bidirectional data bus used for data exchanges to and from the device and peripherals. The outputs are three-state buffers capable of driving one TTL load and 130 pF. The data lines are set to the high impedance state by BE or DBE.

#### Interrupt Request (IRQ)

This TTL compatible signal requests that an interrupt sequence begin within the microprocessor. The IRQ is sampled during  $\phi 2$  operation; if

the interrupt flag in the processor status register is zero, the current instruction is completed and the interrupt sequence begins during  $\phi$ 1. The program counter and processor status register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A 3K ohm external resistor should be used for proper wire-OR operation.

#### Memory Lock (ML)

In a multiprocessor system, ML indicates the need to defer the rearbitration of the next bus cycle to ensure the integrity of read-modify-write instructions. ML goes low during ASL, DEC, INC, LSR, ROL, ROR, TRB, TSB memory referencing instructions. This signal is low for the modify and write cycles.

#### Non-Maskable Interrupt (NMI)

A negative-going edge on this input requests that a non-maskable interrupt sequence be generated within the microprocessor. The NMI is sampled during  $\phi$ 2; the current instruction is completed and the interrupt sequence begins during  $\phi$ 1. The program counter is loaded with the interrupt vector from locations FFFA (low byte) and FFFB (high byte), thereby transferring program control to the non-maskable interrupt routine. However, it should be noted this is an edge-sensitive input. As a result, another interrupt will occur if there is another negative-going transition and the program has not returned from a previous interrupt. Also, no interrupt will occur if NMI is low and negative-going edge has not occurred since the last non-maskable interrupt.

#### Oscillator Out (OSC (OUT))

On the G65SC102 microprocessor, an internal inverter and a resistor are connected between pins 35 and 37 on the DIP package and pins 39 and 41 on the PLCC package. The inverter has sufficient loop gain to provide oscillation using an external crystal.

#### Phase 1 Out ( $\phi$ 1(OUT))

This inverted  $\phi^2(OUT)$  signal provides timing for external R/W operations.

#### Phase 2 Out ( $\phi$ 2(OUT))

This signal provides timing for external bus  $R/\overline{W}$  operations. Addresses are valid after the address setup time (tADS) from the falling edge of  $\phi$ 2(OUT).

#### Phase 4 Out ( $\phi$ 4(OUT))

This signal is delayed by tavs from  $\phi^2(OUT)$ . The address output is valid prior to the rising edge of  $\phi^4(OUT)$ .

#### Signal Description (Continued)

#### Ready (RDY)

This input signal allows the user to single-cycle the microprocessor on all cycles including write cycles. A negative transition to the low state during or coincident with phase one ( $\phi$ 1) will halt the microprocessor with the output address lines reflecting the current address being fetched. This condition will remain through a subsequent phase two ( $\phi$ 2) in which the ready signal is low. This feature allows microprocessor interfacing with low-speed memory as well as direct memory access (DMA).

#### Reset (RES)

This input is used to reset the microprocessor. Reset must be held low for at least two clock cycles after VDD reaches operating voltage from a power down. A positive transition on this pin will then cause an initialization sequence to begin. After the system has been operating, a low on this line of at least two cycles will cease microprocessing activity.

When a positive edge is detected, there is an initialization sequence lasting six clock cycles. The previous program counter and status register values are written to the stack memory area. Then the interrupt mask flag is set, the decimal mode is cleared and the program counter is loaded with the restart vector from locations FFFC (low byte) and FFFD (high byte). This is the start location for program control. This input should be high in normal operation.

#### Read/Write (R/W)


This signal is normally in the high state indicating that the microprocessor is reading data from memory or I/O bus. In the low state the data bus has valid data from the microprocessor to be stored at the addressed memory location.  $R/\overline{W}$  is set to the high impedance state by BE.

#### Set Overflow (SO)

A negative transition on this line sets the overflow bit in the status code register. The signal is sampled on the trailing edge of  $\phi$ 1.

#### Synchronize (SYNC)

This output line is provided to identify those cycles during which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during  $\phi 1$  of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the  $\phi 1$  clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.



Function	NMOS 6500	G65SCXXX Family
Oscillator.	Requires external active components.	Crystal or RC network will oscillate when connected between $\phi 0$ (IN) and $\phi 1$ (OUT).
Assertion of Ready (RDY) during write operations.	Ignored.	Stops processor during $\phi$ 2.
1X series clock inputs.	Two non-overlapping clock inputs ( $\phi$ 1 and $\phi$ 2) are required.	$\phi$ 2 (IN) is the only required clock.
Unused input-only pins (IRQ, NMI, RDY, RES, SO, DBE, BE).	Must be connected to low impedance signal to avoid noise problems.	Connected internally by a high-resistance to VDD (approximately 1 Megohm).

#### **Table II. Microprocessor Hardware Enhancements**

#### Addressing Modes

Fifteen addressing modes are available to the user of the GTE G65SCXXX family of microprocessors. The addressing modes are described in the following paragraphs:

#### Implied Addressing

In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

#### Accumulator Addressing

This form of addressing is represented with a one byte instruction and implies an operation on the accumulator.

#### Immediate Addressing

With immediate addressing, the operand is contained in the second byte of the instruction; no further memory addressing is required.

#### Absolute Addressing

For absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Therefore, this addressing mode allows access to the total 65K bytes of addressable memory.

#### Zero Page Addressing

Zero page addressing allows shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. The careful use of zero page addressing can result in significant increase in code efficiency.

#### Absolute Indexed Addressing

Absolute indexed addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X," and "Absolute, Y." The effective address is formed by adding the contents of X and Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

#### Zero Page Indexed Addressing

Zero page absolute addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y." The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally, due to the "Zero Page" addressing nature of this mode, no carry is added to the high order eight bits of memory and crossing of page boundaries does not occur.

#### **Relative Addressing**

Relative addressing is used only with branch instruction; it establishes a destination for the conditional branch.

#### Zero Page Indexed Indirect Addressing

With zero page indexed indirect addressing (usually referred to as Indirect X) the second byte of the instruction is added to the contents of the X index register; the carry is discarded. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

#### Absolute Indexed Indirect Addressing (Jump Instruction Only)

With absolute indexed indirect addressing, the contents of the second and third instruction bytes are added to the X register. The result of this addition points to a memory location containing the lower-order eight bits of the effective address. The next memory location contains the higher-order eight bits of the effective address.

#### Indirect Indexed Addressing

This form of addressing is usually referred to as Indirect, Y. The second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

#### Zero Page Indirect Addressing

In this form of addressing, the second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits is always zero. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address.

#### Absolute Indirect Addressing (Jump Instruction Only)

The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the 16 bits of the program counter.





F

F

#### Table III. Instruction Set—Alphabetical Sequence

ADC	Add Memory to Accumulator with Carry
AND	"AND" Memory with Accumulator
ASL	Shift One Bit Left
всс	Branch on Carry Clear
BCS	Branch on Carry Set
BEQ	Branch on Result Zero
BIT	Test Memory Bits with Accumulator
вмі	Branch on Result Minus
BNE	Branch on Result Not Zero
BPL	Branch on Result Plus
BRA	Branch Always
BRK	Force Break
BVC	Branch on Overflow Clear
BVS	Branch on Overflow Set
CLC	Clear Carry Flag
CLD	Clear Decimal Mode
CLI	Clear Interrupt Disable Bit
CLV	Clear Overflow Flag
CMP	Compare Memory and Accumulator
СРХ	Compare Memory and Index X
CPY	Compare Memory and Index Y
DEC	Decrement by One
DEX	Decrement Index X by One
DEY	Decrement Index Y by One
EOR	"Exclusive-or" Memory with Accumulator
INC	Increment by One
INX	Increment Index X by One
INY	Increment Index Y by One
1140	luma to blau I anotion

- Jump to New Location JMP
- Jump to New Location Jump to New Location Saving Return Address Load Accumulator with Memory JSB LDA
- LDX Load Index X with Memory
- Note: = New Instruction ٠

- LDY LSR NOP Load Index Y with Memory Shift One Bit Right No Operation
- OBA
- "OR" Memory with Accumulator Push Accumulator on Stack PHA
- Push Accumulator on Stack Push Processor Status on Stack Push Index X on Stack Push Index Y on Stack Pull Accumulator from Stack PHP
- PHX :
- PHY
- PLP PLX PLY ROL ROR Pull Processor Status from Stack
- : Pull Index X from Stack Pull Index Y from Stack
- Rotate One Bit Left Rotate One Bit Right
- RTI Return from Interrupt Return from Subroutine
- SBC SEC Subtract Memory from Accumulator with Borrow
- Set Carry Flag Set Decimal Mode SED SEI STA
- Set Interrupt Disable Bit Store Accumulator in Memory
- Store Index X in Memory Store Index Y in Memory Store Zero in Memory STX
- STY
- Transfer Accumulator to Index X Transfer Accumulator to Index Y
- STZ TAX TAY
- Test and Reset Memory Bits with Accumulator Test and Set Memory Bits with Accumulator Transfer Stack Pointer to Index X TRB TSB .
- TSX
- тха Transfer Index X to Accumulator
- TXS Transfer Index X to Stack Pointer Transfer Index Y to Accumulator
- TYA

MSD	0	1	2	3	4	5	6	7	8	9	A	в	с	D	E	F	
0	BRK	ORA ind, X			TSB zpg	ORA . zpg	ASL zpg		PHP	ORA imm	ASL A		TSB abs	ORA abs	ASL abs		0
1	BPL rel	ORA ind, Y	ORA ind		TRB	ORA zpg, X	ASL zpg, X		CLC	ORA abs, Y	INC A		TRB abs	ORA abs, X	ASL abs, X		1
2	JSR abs	AND ind, X			BIT zpg	AND zpg	ROL zpg		PLP	AND imm	ROL A		BIT abs	AND abs	ROL abs		2
3	BMI rel	AND ind, Y	AND ind		BIT zpg, X	AND zpg, X	ROL zpg, X		SEC	AND abs, Y	DEC A		BIT abs, X	AND abs, X	ROL abs, X		3
4	RTI	EOR ind, X				EOR zpg	LSR zpg		РНА	EOR imm	LSR A		JMP abs	EOR abs	LSR abs		4
5	BVC rel	EOR ind, Y	EOR ind			EOR zpg, X	LSR zpg, X		CLI	EOR abs, Y	РНҮ			EOR abs, X	LSR abs, X		5
6	RTS	ADC ind, X			STZ zpg	ADC zpg	ROR zpg		PLA	ADC imm	ROR A		JMP ind	ADC abs	ROR abs		6
7	BVS rel	ADC ind, Y	ADC ind		STZ zpg, X	ADC zpg, X	ROR zpg, X		SEI	ADC abs, Y	PLY		JMP ind, X	ADC abs, X	ROR abs, X		7
8	BRA rel	STA ind, X			STY zpg	STA zpg	STX zpg		DEY	BIT imm	ТХА		STY abs	STA abs	STX abs		8
9	BCC rel	STA ind, Y	STA ind		STY zpg, X	STA zpg, X	STX zpg, Y		ΤΥΑ	STA abs, Y	TXS		STZ abs	STA abs, X	STZ abs. X		9
A	LDY imm	LDA ind, X	LDX imm		LDY zpg	LDA zpg	LDX zpg		TAY	LDA imm	ТАХ		LDY abs	LDA abs	LDX abs		A
В	BCS rel	LDA ind, Y	LDA ind		LDY zpg, X	LDA zpg, X	LDX zpg, Y		CLV	LDA abs, Y	TSX		LDY abs, X	LDA abs, X	LDX abs, Y		В
С	CPY imm	CMP ind, X			CPY zpg	CMP zpg	DEC zpg		INY	CMP imm	DEX		CPY abs	CMP abs	DEC abs		С
D	BNE rel	CMP ind, Y	CMP ind			CMP zpg, X	DEC zpg, X		CLD	CMP abs, Y	РНХ			CMP abs, X	DEC abs, X		D
E	CPX imm	SBC ind, X			CPX zpg	SBC zpg	INC zpg		INX	SBC imm	NOP		CPX abs	SBC abs	INC abs		E
F	BEQ rel	SBC ind, Y	SBC ind			SBC zpg, X	INC zpg, X		SED	SBC abs, Y	PLX			SBC abs, X	INC abs, X		F
	0	1	2	3	4	5	6	7	8	9	А	в	С	D	E	F	

Note: E New Op Codes

Figure 4. Microprocessor Op Code Table

#### Table IV. Operational Codes, Execution Time, and Memory Requirements

		IM	ME-	A	aso	-   z	ER	0	(	4)	Т		1	(	1)	Т			(	1)	Т		1)	R		-1	IN	DI-	T		-	PF	100	CES	SOR	7	
		DI/			UTE		AG		IMP		) (IN	ID,	X)	(IN	<u>), ۱</u>	4	ZPO	3,X		<u>sś</u> ,	×	AB		TIV				СТ	z	PG	÷+	ST/	ATL	JS	CODE		
MNE		OP	n #		n #			<b>  #</b>	OP			'n	_	OP							#					"									210 IZC		INE-
ADC	A + M + C - A (3)	69			4	_	5 3		01		-			71		2	75	4 2	7D	4	3	79	43		I'T			5 2		ť	†††				• Z C	-	DC
AND		29	2 2	2D				2				16	2	31	5 2	2	35	4 2	3D	4	3	39	43				32	5 2			11				• Z •		ND
ASL BCC	C - 7 0 -0 BRANCH IF C=0			0E	6	3 0	6 5	2	0A	2							16	62	1E	6	3			0	2										• Z C		ICC
BCS	BRANCH IF C=1																								2												ics
BEQ		Π	Т		Π		Τ	Π		Τ	Γ	Τ	Π		Τ	Т	Τ	Τ			Τ		Τ	FO	2	2	Τ	Τ	Τ		Π				• • •		EQ
BIT BMI	A ∧ M (5) BRANCH IF N≈1	89	22	2C	4	3 24	4 3	2									34	42	зC	4	3			20	2				1						• Z •		
BNE	BRANCH IF Z=0																						1		2				1								INE
BPL	BRANCH IF N=0				$\square$	_					$\bot$		Ц				_			_			$\perp$		2	-		_			Ц				• • •	E	BPL
BRA	BRANCH ALWAYS BREAK								00	7 1														80	2	2									•••		RA RK
BVC	BRANCH IF V=0								00	ĺ ľ														50	2	2			1			•••			•••		VC
BVS	BRANCH IF V=1																							70	2	2						••			•••		svs
CLC	$0 \rightarrow C$ $0 \rightarrow D$					1				2 1 2 1																									••0		
CLI	0-1		1		Ħ	1	T	П		2 1		$\uparrow$	Ħ			+	1				+	+	+		Ħ	+	1	+	+	$^{+}$	Ħ	• •			0 • •	+	
CLV	0 – V								B8	2 1		Ľ																				-			• • •		LV
CMP CPX				CD EC							C	16	2	D1	5 2	2	25	4 2	DD	4	3	D9	43			1	<sup>22</sup>	52	1						• z c • z c		MP PX
CPY	Y-M			cc																															• z c		PY
DEC	DECREMENT			CE	63	3 C	5 5	2	3A			Т	Π		Τ	1	56	62	DE	6	3				Π	Т	Τ		Τ	Τ					• Z •		EC
DEX	X-1 → X Y-1 → Y								CA 88	2 1 2 1																									• Z • • Z •		DEX
EOR	A∀M →A	49	2 2	4D	4 3	3 4	5 3	2	00	- '		16	2	51	5 2	2	55	4 2	5D	4	3	59	4 3				52	5 2							• Z •		OR
INC	INCREMENT		_	EE	63	3 E(	5 5	2	1A		-	1	Ц			1	F6	52	FE	6	3	$\rightarrow$			Ц	$\perp$	_	_					_	_	• Z •		NC
INX	$X + 1 \rightarrow X$ $Y + 1 \rightarrow Y$								E8 C8	21																									• Z • • Z •		NX NY
JMP	JUMP TO NEW LOC			4C	3 3	3			00	2		6	3														sc	6 3							• • •		MP
JSR	JUMP SUB				63																														• • •		SR
LDA LDX	$M \rightarrow A$ $M \rightarrow X$			AD AE			53				14	16	2	<u>B1</u>	52	2   E	35	12	BD	4			4 3 4 3		$\mathbb{H}$	+	32	52		+					• Z •	-	DA DX
LDY	M - Y			AC												6	34	4 2	вс	4		50	4						6	¶4					• Z •		DY
LSR	$0 \rightarrow 7  0 \rightarrow C$					3 46													5E													0•			• z c	L	SR
NOP ORA	NO OPERATION AVM → A	0	。   。	0D					EA	2 1		16		11	5	,   .	15		1D		2	10					12	5 2				•••			• • • • z •		IOP RA
PHA	A→Ms S-1→S		1		††	10.	1	ć	48	3 1		1	ŕ	-11	Ŧ	+		12	10	-	-	13	13		H	+	12	12	┢	+	H	•••			• • •	-	HA
PHP	P→Ms S-1→S									3 1																						••			•••	P	ΗP
PHX PHY	X→Ms S-1→S Y→Ms S-1→S								DA 5A																							•••			•••		нх нү
PLA	S+1→S Ms→A									4 1																						Ν.			• z •		
PLP	S+1→S Ms→P		Τ		Π	Τ	Т		28	4 1	T	Т	Π		Τ	Τ												Τ		Τ	1 1			_	IZC		LP
PLX PLY	S+1→S Ms→X S <u>+1→S Ms→Y</u>								FA 7A			1		1																					• Z • • Z •		PLX
ROL	- I 0 -C-			2E	6 3	3 26	5 5	2	2A								36	3 2	3E	6	3														• Z C		
ROR	-C- 7 0		Τ	6E	63	3 66	5 5		6A	2 1	T	Т	П					3 2					T		Π					T	Π	Ν.	•	•	• z c	R	OR
RTI	RTRN INT RTRN SUB									61 61																					11				I Z C		
SBC	A-M-Ĉ→A (3)	E9	2 2	ED	4 3	BE	5 3	2	60	יוי		16	2	F1	5 2	2   1	F5	1 2	FD	4	3	F9	4 3				F2	5 2							• z c		BC
SEC	1 → C	$\square$	$\perp$	L	$\downarrow \downarrow$					2 1			$\square$												$\square$							• •	•	•	••1	s	EC
SED SEI	1 - D 1 - I									2 1 2 1																									•••		ED
STA	A → M			8D	4 3	8 85	5 3	2	78	2		16	2	91	6		95	1/2	9D	5	3	99	5 3				92	5 2							1		SEI TA
STX	Х → М			8E	4 3	8 86	5 3	2															Ĩ							6 4	2	• •	•	•	• • •	s	тх
STY	Y M	++	+		4 3		13			+	+-	+	H		+		94			H	+	+	+		H	+	_	+	+	+	H	_	_		•••		TY
TAX	00 — M A — X			190	4 3	°   °	13		AA	2 1							<b>′</b> 4	*  <sup>2</sup>	9E	5	3														• z •	-	AX
TAY	$A \rightarrow Y$								A8																								•	•	• Z •	1	'AY
TRB TSB	$\overline{A} \wedge M \rightarrow M$ (6) $A \vee M \rightarrow M$ (6)				63		4 5 4 5																									••			• Z • • Z •		RB
TSX	S → X (0)	+	+	100		, 04	12	f	BA	21	+	+	H		+	+	+	+		H	+	+	+	-	$^{++}$	+	-	+	+	+	H	_		_	• <u>2</u> •		SB SX
TXA	X - A			1					8A	2 1																						N •	•	•	• Z •	Т	XA
TXS TYA	$X \rightarrow S$ $Y \rightarrow A$			1					9A 98	21																			1		$\ $				• • •		YA
Notes:	<u></u>	<b>I</b> I		<b>I</b>	11	<b>L</b>		<u> </u>	90	<u>ا</u> ك	<u> </u>		Ц						L					<b>I</b>	Ц					1	Ц		-	÷		L	TA

1. Add 1 to "n" if page boundary is crossed, except STA and STZ.

2. Add 1 to "n" if branch occurs to same page. Add 2 to "n" if branch occurs to different page.

3. Add 1 to "n" if decimal mode.

4. Accumulator address is included in Implied address.

5. "N" and "V" flags are unchanged in immediate mode.

6. "Z" flag indicates AAM result (same as BIT instruction).

- X Index X Y Index Y
- Α Accumulator

M Memory per effective address

Ms Memory per stack pointer

+ Add n No. Cycles - Subtract

# No. Bytes

Me Memory Bit #6

A And V Or ¥ Exclusive or

M7 Memory Bit #7

1-10

#### **Enhanced Operational Characteristics**

The GTE G65SCXXX family of microprocessors is a complete series of devices designed for building state-of-the-art microcomputer systems. Each member of the family is carefully designed to be hardware compatible, utilize the same basic software instruction set, and to be bus compatible with the MC6800 product line. Accordingly, the G65SCXX

series is pin compatible with existing NMOS 6500 type microprocessors.

However, as stated previously, the CMOS design allows several operational enhancements to be incorporated in the current product. These operational enhancements are explained in Table V.

#### Table V. Microprocessor Operational Enhancements


Function	NMOS 6500 Microprocessor	G65SCXXX Family Microprocessor								
Indexed addressing across page boundary.	Extra read of invalid address.	Extra read of last instruction byte.								
Execution of invalid op codes.	Some terminate only by reset. Results are	All are NOPs (reserved for future use).								
	undefined.	Op Code Bytes Cycles								
		X2 2 2 X3, X7, XB, XF 1 1								
		54. D4. F4 2 4								
		5C 3 8								
		DC, FC 3 4								
Jump indirect, operand = XXFF.	Page address does not increment.	Page address increments, one additional cycle.								
Read/modify/write instructions at effective address.	One read and two write cycles.	Two read and one write cycle.								
Decimal flag.	Indeterminate after reset.	Initialized to binary mode (D=0) after reset and interrupts.								
Flags after decimal operation.	Invalid N, V and Z flags.	Valid flags. One additional cycle.								
Interrupt after fetch of BRK instruction.	Interrupt vector is loaded; BRK vector is ignored.	BRK is executed, then interrupt is executed.								
Reset	Reads three stack locations.	Writes program counter and status register to stack								
Read/Modify/Write instructions absolute indexed in same page.	Seven cycles.	Six cycles.								

#### **Pin Function**


Pin	Description
A0-Axx	Address Bus
BE	Bus Enable
CLK (IN)	Clock Input
φ0(IN)	Phase 0 In
φ2(IN)	Phase 2 In
DBE	Data Bus Enable
D0-D7	Data Bus
IRQ	Interrupt Request
ML	Memory Lock
• NC	No Connection
NMI	Non-Maskable Interrupt

Pin	Description
OSC (OUT)	Oscillator Output
φ1(OUT)	Phase 1 Out
φ2(OUT)	Phase 2 Out
<i>φ</i> 4(OUT)	Phase 4 Out
RDY	Ready
RES	Reset
R∕₩	Read/Write
SO	Set Overflow
SYNC	Synchronize
VDD	Positive Power Supply (+5.0 Volts)
Vss	Internal Logic Ground

#### **Pin Configuration**



#### Pin Configuration, Continued



28 ロク2 (OUT) 27 ログ0 (IN)

 26
 R/W

 25
 D0

 24
 D1

 23
 D2

 22
 D3

 21
 D4

 20
 D5

 19
 D6

 18
 D7

 17
 A12

 16
 A11

 15
 A10

	28 22 (OUT)	
VSS 🗖 2	27 🗖 🗘 0 (IN)	VSS 🗖 2
	26 R/W	IRQ 🗖 3
	25 D D0	Vod 🗖 4
VDD 🗖 5	24 01	A0 🗖 5
A0 🗖 6	23 02	A1 🗖 6
A1 7 G65SC03	22 D D3	A2 7 G65SC04
A2 48 G055C03	21 04	A3 [8 0050004
A3 🗖 9	20 D D5	A4 🗖 9
A4 🗖 10	19 D6	A5 🗖 10
A5 🗖 11	18 07	A6 🗖 11
A6 🗖 12	17 🗖 A11	A7 🗖 12
A7 🗖 13	16 🗖 A10	A8 🗖 13
A8 🗖 14	15 A9	A9 🗖 14

	28 0UT)		28 00T)		28 0UT)	
VSS 🗖 2	27 🗖 🗘 (IN)	Vss 🗖 2	27 🗖 🗘 0 (IN)	VSS 2	27 0 (IN)	NC 2 27 002 (IN)
RDY 🗖 3	26 🗖 R/W	φ1 (OUT) 🗖 3	26 🗖 R/Ŵ	RDY 🗖 3	26 🗖 R/W	
	25 D0		25 00	Voo 🗖 4	25 D0	NMI 4 25 D0
Voo 🗖 5	24 001		24 0 01	A0 🗖 5	24 01	
A0 🗖 6	23 02	A0 🗖 6	23 02	A1 🗖 6	23 02	A0 C 6 23 D D2
A1 97 G65SC05	22 03	A1 07 G65SC	22 D3	A2 7 G65SC07	22 0 03	A1 7 G65SC13 22 03
A2 48 G0030005	21 04	A2 2 8	21 04	A3 C 8 G855C0/	21 D4	A2 0 8 21 04
A3 🗖 9	20 05	A3 🗖 9	20 🗖 D5	A4 🗖 9	20 05	A3 🖸 9 20 🗋 D5
A4 🗖 10	19 06	A4 🗖 10	19 D6	A5 🗖 10	19 🗖 D6	A4 🗖 10 19 🗖 D6
A5 🗖 11	18 07	A5 🗖 11	18 07	A6 🗖 11	18 07	A5 🗖 11 18 🗖 D7
A6 🗖 12	17 🗖 A11	A6 🗖 12	17 🗖 Å11	A7 🗖 12	17 🗖 A12	A6 🗖 12 17 🗖 A11
A7 🗖 13	16 🗆 A 10	A7 🗖 13	16 🗖 A10	A8 🗖 13	16 🗖 A11	A7 🗖 13 16 🗖 A10
A8 [14	15 A9	A8 [14	15 A9	A9 🗖 14	15 A10	A8 14 15 A9

## G65SCXX

#### Pin Configuration, Continued

Viss       1       28       RES         NC       2       27 $1/2$ (IN)         IRG       3       26       R:W         Voo       4       25       00         A0       5       24       01         A1       6       23       02         A2       7       G65SC14       22       03         A3       0       20       05       5         A4       9       20       05       5         A5       10       19       06       A6         A5       11       16       07       A7         A7       12       17       A12         A8       13       16       A11         A9       14       15       A10	Vss       1       28 $\overline{RES}$ ROY       2       27 $\overline{G}$ $\overline{G}$ NC       3       26 $\overline{R}$ $\overline{W}$ IRG       4       25       00         Voo       5       24       01         A0       6       23       02         A1       7       G65SC15       22       03         A2       6       9       20       05         A4       10       19       06         A5       11       16       07         A6       12       17       A11         A7       13       16       A10         A8       14       15       A9	$\overline{RES}$ 1       26 $()2$ (OUT)         VSS       2       27       CLK (IN) $\overline{IRO}$ 3       26 $\overline{P_1W}$ $\overline{NMI}$ 4       25       D0 $\sqrt{0}D$ 5       24       D01 $A0$ 6       23       D2 $A1$ 7       G6SSC103       22       D3 $A2$ 8       20       D5       A4       10       19       D6 $A5$ 11       16       D7       A611       A7       T3       16       A10 $A8$ 14       15       A9       S	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
$\overline{RES}$ 1       26 $\bigcirc 2$ (OUT) $VSS$ 2       27 $CLK$ (IN) $ROV$ 3       28 $RVW$ $ROV$ 3       28 $RVW$ $IRO$ 4       25       D0 $Vob$ 5       24       D1 $A0$ 6       23       D2 $A1$ 7       G65SC105       21       D4 $A3$ 9       20       D5       A4 $A1$ 10       19       D6 $A5$ 11       16       D7 $A6$ 12       17 $A11$ $A7$ 13       16 $A10$ $A8$ 14       15 $A9$	RES       1       28       1/2 (OUT)         Vss       2       27       ICLK (IN)         /4 (OUT)       3       26       R/W         IRO       4       25       D0         Voc       5       24       D1         A0       6       23       D2         A1       7       G65SC106       22       D3         A2       8       21       D4         A3       9       20       D5         A4       10       19       D6         A5       11       18       D7         A6       12       17       A11         A7       L       13       16         A8       14       15       A9	$RES$ 1       28 $\phi^2$ (OUT)         VSS       2       27 $CLK$ (IN)         ROY       3       26 $R \cdot \overline{W}$ Vob       4       25       Do         A0       5       24       Do1         A1       6       23       Do2         A2       7       GESSC107       22       Do3         A3       8       20       Do5       A5       10       19       Do6         A6       11       16       D7       A7       12       13       16       A11         A9       14       15       A40       15       A40       16       10	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

#### **Ordering Information**

		G 65SCXXX	API-2
Description		T	ΓΓΤΤ
C-Special G	-Standard		
Product Identi	fication Number		
Version			
Package			
P-Plastic C-Ceramic D-Cerdip			
Temperature/I	Processing		
	c to +70° C, ± 5% P.S. Tol. c to +85° C, ± 5% P.S. Tol.	S 0° C to +70° C, ± 10% P.S. To W40° C to +85° C, ± 10% P.S. To	
Performance	Designator		
Designators se	elected for speed and power	specifications	
—1 1MHz —2 2MHz	—3 3 MHz —4 4 MHz		



## G65SC21

## **Microcircuits**


## **CMOS Peripheral Interface Adapter**

#### Features

- CMOS process technology for low power consumption
- Direct replacement for NMOS 6521 and 6821 devices manufactured by others
- Low power consumption (2 mA at 1MHz) allows battery powered operation
- Two programmable 8-bit bidirectional I/O Ports for peripheral device interfacing
- Individual Data Direction Registers for each I/O Port
- Microprocessor/peripheral "handshake" interrupt feature for enhanced data transfer control
- · Programmable interrupt capability
- Four operating frequencies-1, 2, 3 and 4 MHz
- · Automatic power-up initialization
- Single +5 volt power supply
- Available in 40-pin dual-in-line or 44-pin PLCC package

#### **General Description**

The GTE G65SC21 is a very flexible Peripheral Interface Adapter for use with GTE and other 8-bit microprocessor families. The G65SC21 provides programmed microprocessor control of up to two peripheral devices (Port A and Port B). Peripheral device control is accomplished through two 8-bit bidirectional I/O Ports, with individually assigned Data Direction Registers. The Data Direction Registers allow selection of data flow direction (input or output) at each respective I/O Port. Data flow direction may be selected on a line-by-line basis with intermixed input and output lines within the same port. The "handshake" interrupt control feature is provided by four peripheral control lines. This capability provides enhanced control over data transfer functions between the microprocessor and peripheral devices, as well as bidirectional data transfer between G65SC21 Peripheral Interface Adapters in multiprocessor systems.



#### **Block Diagram**

#### Absolute Maximum Ratings: (Note 1)

Rating	Symbol	Value
Supply Voltage	Vdd	-0.3V to +7.0V
Input Voltage	Vin	-0.3V to VDD +0.3V
Operating Temperature	TA	-40° C to +85° C
Storage Temperature	Ts	-55° C to +150° C

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

Notes:

1. Exceeding these ratings may cause permanent damage, functional operation under these conditions is not implied.

DC Characteristics: VDD = 5.0V ± 5%, VSS = 0V, TA = -40°C to +85°C Industrial, 0°C to +70°C Commercial

Parameter	Symbol	Min.	Max.	Unit
Input High Voltage	Viн	2.0	VDD + 0.3	٧
Input Low Voltage	VIL	-0.3	0.8	V
Input Leakage Current (VIN = 0 to VDD), Input Only Pins, R/W, RES, RS0, RS1, CS0, CS1, CS2, CA1, CB1, \phi2	lin		±1.0	μΑ
Three-State Leakage Current (Vi№ = 0.4 to 2.4V), D0-D7, PB0-PB7, CB2, IRQA, IRQB	Ιτςι		±10.0	μΑ
Input High Current (VIH = 2.4V), Peripheral Inputs with Pullups, PA0-PA7, CA2	Ін	-200		μΑ
Input Low Current (VIL = 0.4V) Peripheral Inputs with Pullups, PA0-PA7, CA2	hu		-2.4	mA
Output Low Voltage (IoL = 3.2 mA), PA0-PA7, PB0-PB7, D0-D7, CA2, CB2, IRQA, IRQB	Vol		0.4	v
Output High Voltage (Іон = -200 µА), РА0-РА7, РВ0-РВ7, D0-D7, СА2, СВ2, ĪRQA, ĪRQB	Vон	2.4		v
Output High Current (Sourcing) (Voн = 1.5V, Direct Transistor Drive), PB0-PB7, CB2	Юн	-3.0		mA
Supply Current         f = 1 MHz           (No Load)         f = 2 MHz           f = 3 MHz         f = 4 MHz	IDD IDD IDD IDD		2.0 4.0 6.0 8.0	mA mA mA mA
Power Dissipation (Inputs = VSS or VDD, No Loads), Operating (VDD = 5.5V, f = 1 MHz) Standby (Static)	PD PDSB		11.0 11.0	mW μW
Input Capacitance (f = 1 MHz)	CIN		5.0	pF
Output Capacitance (f = 1 MHz)	Соит		10.0	pF

#### AC Characteristics—Processor Interface Timing: VDD = 5.0V ± 5%, Vss = 0V, TA = -40° C to +85° C Industrial, 0° C to +70° C Commercial

		G655	C21-1	G65S	C21-2	G65S	C21-3	G65S	C21-4	י ך
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Cycle Time	tCYC	1000		500	_	330	-	250	—	nS
Phase 2 Pulse Width High	tрwн	470		240	_	160	—	120	—	nS
Phase 2 Pulse Width Low	tPWL	470	—	240	_	160	-	120	-	nS
Phase 2 Transition	tR,F	—	30	-	30	_	30	_	30	nS
Read Timing (Figure 1)										
Select, R/W Setup	tACR	160	—	90	-	65	_	45		nS
Select, R/W Hold	tCAR	0		0	_	0	-	0		nS
Data Bus Delay	tCDR	_	320	-	190		130	-	90	nS
Data Bus Hold	tHR	10		10		10		10	_	nS
Peripheral Data Setup	tPCR	300		150		110	_	75		nS

#### AC Characteristics: (Continued)

		G655	SC21-1	G65S	C21-2	G65S	C21-3	G65S	C21-4	]
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Write Timing (Figure 2)								•	•	
Select R/W Setup	tacw	160		90	_	65	_	45	-	nS
Select, R/W Hold	tCAW	0	_	0	-	0	_	0	_	nS
Data Bus Setup	tDCW	195	-	90		65		45	-	nS
Data Bus Hold	tHW	10	_	10	-	10	-	10	—	nS
Peripheral Data Delay (Port A)	tCPW	_	1000		500	-	330	—	320	nS
(Port B)		—	1000	—	500	-	330	-	250	

Note: Measurement points 0.8V and 2.0V unless otherwise specified.

## AC Characteristics—Peripheral Interface Timing: $VDD = 5.0V \pm 5\%$ , Vss = 0V, TA = -40° C to +85° C Industrial, 0° C to +70° C Commercial

		G65SC21-1		G65SC21-2		G65SC21-3		G65SC21-4		]	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
CA2 Delay Time, High-to-Low	tCA2	—	1.0		0.5	-	0.33	—	0.25	μS	
CA2 Delay Time, Low-to-High	tRS1	_	1.0	-	0.5	-	0.33	-	0.25	μS	
CA2 Delay Time, Handshake Mode	tRS2	_	2.0	-	1.0	-	0.67	-	0.50	μS	
CB2 Delay Time, High-to-Low	tCB2		1.0		0.5	_	0.33	_	0.25	μS	
CB2 Delay Time, Low-to-High	tRS1	—	1.0		0.5	_	0.33	_	0.25	μS	
CB2 Delay Time, Handshake Mode	tRS2	-	2.0	-	1.0	—	0.67	-	0.50	μS	
CB2 Delay Time from Data Valid	tDC	20	—	20	-	20		20	·	nS	
Interrupt Input Pulse Width	Pwi	500	—	500	-	330	-	250	_	nS	
Interrupt Response Time	tRS3		1.0	_	1.0	-	0.67	—	0.33	μS	
Interrupt Clear Delay	tiR		1.6		0.85	-	0.67		0.33	μS	
Rise and Fall Times— CA1, CA2, CB1, CB2	tR, tF	_	1.0		1.0		0.67	_	0.33	μS	

#### **Timing Diagrams**





Figure 1. Read Timing




G65SC21


#### Timing Diagram (continued)
















Figure 5. CA1/CA2 Timing




Figure 6. CB2 Timing




Figure 7. CB1/CB2 Handshake Timing






Figure 8. PA Port Delay Time


5.0 V

#### **Timing Diagrams (continued)**









	7	6	5	4	3	2	1	0
CRA	IRQA1	IRQA2	C	A2 Contro	ol 	DDRA Access	CA1 C	
	7	6	5	4	3	2	1	0
			1		v	-		0

Figure 12. Control Registers

REGISTER SELECT PIN			RECTION R ACCESS ROL BIT	
RS1	RS0	CRA-2	CRB-2	REGISTER SELECTED
0	0	1		Peripheral Interface A
0	0	0		Data Direction Register A
0	1	-	_	Control Register A
1	0	—	1	Peripheral Interface B
1	0		0	Data Direction Register B
1	1		_	Control Register B

Figure 13. Register Addressing

#### Signal Description

#### Data Bus (D0-D7)

The eight bidirectional data bus lines are used to transfer data between the G65SC21 and the microprocessor.

During a Read operation, the contents of the G65SC21 internal Data Bus Buffer (DBB) are transferred to the microprocessor via the Data Bus lines. During a Write operation, the Data Bus lines represent high impedance inputs over which data is transferred from the microprocessor to the Data Input Register (DIR). The Data Bus lines are in the high impedance state when the G65SC21 is unselected.

#### Chip Select (CS0, CS1, CS2)

Normally, the three Chip Select lines are connected to the microprocessor address lines. This connection may be either director through an external decoder. To access the G65SC21, CS0 and CS1 must be high (Logic 1) and CS2 must be low (Logic 0).

#### Register Select (RS0, RS1)

The Register Select inputs allow the microprocessor to select G65SC21 internal registers as presented in Figure 13.

#### Read/Write (R/W)

The Read/Write signal is generated by the microprocessor and is used to control the transfer of data between the G65SC21 and the microprocessor. When R/W is in the high state (Logic 1) and the chip is selected, data is transferred from the G65SC21 to the microprocessor (Read operation). Conversely, when R/W is in the low state (Logic 0), data is transferred from the processor to the selected G65SC21 internal register (Write operation). Read/Write must always be preceded by Chip Select (CS0, CS1 and CS2).

#### Input Clock ( $\phi$ 2)

The system  $\phi$ 2 input Clock controls all data transfers between the G65SC21 and the microprocessor.

#### Interrupt Request (IRQA, IRQB)

The Interrupt Request (IRQA for Port A, and IRQB for Port B) output signals become true (Logic 0) whenever an internal interrupt condition is determined by Interrupt Status Control Registers A and B. These two signals are active low and have open-drain outputs. The open-drain configuration allows the Interrupt Request signals to be wire-ORed to a common microprocessor IRQ input line.

#### Reset (RES)

A low signal (Logic 0) on the Reset line serves to initialize the G65SC21, clearing all internal registers and placing all peripheral interface lines (PA and PB) in the input state.

#### Peripheral Data Port A (PA0-PA7)

Peripheral Data Port A is an 8-line, bidirectional bus used for the transfer of data, control and status information between the G65SC21 and a peripheral device. Each data port bus line may be individually programmed as either an input or output under control of the Data Direction Register (DDRA). Data flow direction may be selected on a line-by-line basis with intermixed input and output lines within the same port.

#### Peripheral Data Port B (PB0-PB7)

Peripheral Data Port B is an 8-line, bidirectional bus used for the transfer of data, control and status information between the G65SC21 and a peripheral device. Functional operation is identical to Peripheral Data Port A, thus allowing the G65SC21 to independently control two peripheral devices.

#### Interrupt Status Control—

#### CA1, CA2 (Port A) and CB1, CB2 (Port B)

The two Interrupt Status Control lines for each Data Port are controlled by the Interrupt Status Control logic (A and B).

This logic interprets the contents of the corresponding Control Register (CRA and CRB), allowing the Interrupt Status Control lines to perform various peripheral control functions.

#### **Functional Description**

Organization of the G65SC21 consists of two independent control sections (A and B). Section A and Section B are identical—each consisting of a Control Register (CRA and CRB), Data Direction Register (DDRA and DDRB), Output Register (ORA and ORB), Interrupt Status Control (A and B) and Peripheral Interface Buffers (A and B). The Data Bus Buffers (DBB), Data Input Register (DIR) and the Chip Select and Read/Write control logic is common to both sections. Refer to the Block Diagram on Page 1.

#### Data Input Register (DIR)

During a Write data operation, the microprocessor writes data into the G65SC21 by placing data on the Data Bus. This data is then latched into the Data Input Register by the Phase Two ( $\phi$ 2) clock. Once in the Data Input Register, this data byte is transferred into one of six internal registers. This data transfer occurs after the trailing edge of the  $\phi$ 2 clock pulse that latched the data byte into the Data Input Register. This timing delay guarantees the data on the peripheral output lines (PA or PB) will make a smooth transition from low to high or high to low, and the output voltage will remain stable when there is to be no change in polarity.

#### Control Registers (CRA and CRB)

The individual Control Registers allow the microprocessor to program the operation of the Interrupt Control inputs (CA1, CA2, CB1, and CB2), and the Peripheral Control outputs (CA2 and CB2). Refer to Figure 4. Bit 2 in each Control Register controls the addressing of the Data Direction Registers (DDRA and DDRB) and also the Output Registers (ORA and ORB). Bits 6 and 7 are interrupt flag bits which indicate the status of the Interrupt Status Control input lines (CA1, CA2, CB1, and CB2). These two interrupt status flags are normally interrogated by the microprocessor during the interrupt service routine to determine the source of an active interrupt. These two interrupt lines drive the interrupt input (IRQ and NMI) of the microprocessor.

#### Interrupt Status Control Logic (A and B)

The G65SC21 contains four interrupt/peripheral control lines (CA1, CA2, CB1, and CB2). These lines are controlled by the Interrupt Status Control logic (A and B). The Interrupt Status Control logic serves to interpret the contents of the corresponding Control Register, thus allowing these lines to perform various control functions as described in Figure 16.

#### Data Direction Registers (DDRA and DDRB)

By use of the Data Direction Registers (DDR), the microprocessor can program each individual peripheral I/O Port line as an input or output. Each bit within the register controls a corresponding line of the I/O Port, with DDRA controlling peripheral I/O Port A and DDRB controlling I/O Port B. A programmed "0" in any bit position of a DDR results in the corresponding I/O Port line being designated as an input. A "1" results in the line being an output.

#### Peripheral Output Registers (ORA and ORB)

All output data to a peripheral is stored in the corresponding Output Register (ORA or ORB). This data is then presented to the Peripheral Interface Buffer (A and B) and placed on the respective I/O Port lines. Writing a "0" into any bit position of ORA or ORB results in the corresponding peripheral I/O Port line going low (<0.4V), providing that particular line is programmed as an output. Writing a "1" into a bit position results in the corresponding output going high.



#### **Register Access and Selection**

Register Select lines RS0 and RS1 are used in combination with Chip Select to access the six function registers within the G65SC21. These lines are normally connected to the microprocessor address output lines. As can be seen from Figure 13, the Register Select lines are used in combination with bit 2 of the Control Registers (CRA and CRB) to access the Data Direction Registers (DDRA and DDRB) and the peripheral interface Output Register is selected, and if bit 2 is a Logic 0, a Data Direction Register is selected. Thus, with appropriate addressing the microprocessor can write directly into the Control Registers, the Data Direction Registers, and the peripheral interface Output Registers. Also, the microprocessor can read the contents of the Control Registers and the Data Direction Registers.

#### Data Access—Peripheral I/O Port A

Depending on the contents of Data Direction Register A, the eight lines of Peripheral I/O Port A may be programmed as either inputs or outputs. When a particular line(s) is programmed as an output, it will reflect the contents of the corresponding bit in peripheral Output Register A (ORA). When programmed as inputs, these lines will reflect the logic state of corresponding peripheral input data. Lines programmed as inputs are not affected by the peripheral Output Register (ORA). To perform a Read operation (RS1 = 0, RS0 = 0, and Data Direction Register Access Control bit (GRA-2) = 1), data on peripheral I/O Port A lines is directly transferred to the microprocessor via the Data Bus. The transferred byte will contain both input and output data from all eight I/O Port A lines. It is the responsibility of the microprocessor to recognize and interpret only those bits which are important to a particular peripheral operation being performed. Note that the microprocessor always reads the I/O Port A "pins" and not the contents of the ORA. This being the case, the actual data read into the microprocessor may differ from the contents of the peripheral ORA, i.e., for a particular data "output" line. This condition occurs when the I/O pin is not allowed to reach a full +2.4 volts DC for a Logic 1. When this occurs, the microprocessor will read a Logic 0, even though the corresponding bit in the peripheral ORA is a Logic 1.

#### Data Access—Peripheral I/O Port B

When reading peripheral I/O Port B, a combination of input and output data is read in a similar manner to peripheral I/O Port A above. The major difference is that for I/O Port B, data is read directly from peripheral Output Register B (ORB) for those lines programmed as outputs. This being the case, it is possible to load down I/O Port B lines without causing incorrect data to be transferred to the microprocessor during a Read operation.

#### Interrupt Request (IRQA, IRQB)

Both Interrupt Request (IRQA, IRQB) lines are active low, and serve to interrupt the microprocessor either directly or through external interrupt priority circuitry. Each line is "open drain" and is capable of sinking 3.2 milliamps from an external source, thus allowing all interrupts to be tied together in a wired-OR configuration. Each Interrupt Request line is assigned to a particular Peripheral Interface I/O Port (IRQA for Port A, and IRQB for Port B). Two interrupt flag bits are used with each Interrupt Request line. When true, these flag bits cause the Interrupt Request line to go low. The flag bits (bits 6 and 7 in each of the two Control Registers) act as the link between the peripheral interrupt signals and the microprocessor interrupt inputs. Each flag has a corresponding interrupt disable bit which allows the microprocessor to enable or disable the interrupts from each of the four interrupt inputs, i.e., CA1, CA2, CB1 and CB2. Each interrupt flag is set by an active transition on the interrupt input (CA1, CA2, CB1 and CB2)

#### Interrupt A Control (IRQA)

Bit 7 of Control Register A is always set by an active transition of the CA1 interrupt control signal. This flag can be prevented from interrupting (disabled) by setting bit 0 of Control Register A to a Logic 0. Bit 6 of Control Register A is always set by an active transition of the CA2 interrupt control signal. This flag can be prevented from interrupting (disabled) by setting bit 3 of Control Register A to a Logic 0.

Both bit 6 and bit 7 in Control Register A are reset by a "Read Peripheral Output Register A" operation. To perform this Read operation, the proper Chip Select and appropriate Register Select signals must be present.

#### Interrupt B Control (IRQB)

The control of Interrupt Request B (IRQB) is performed in the same manner as that described above for IRQA, except that for I/O Port B, Control Register bit 7 is set by an active transition on CB1 and interrupt enable/disable is controlled by Control Register bit 0. Control Register bit 6 is set by CB2 and its enable/disable is controlled by Control Register bit 3. Here again, both bit 6 and bit 7 in Control Register B are reset by a "Read Peripheral Output Register B are 0 and 3) allow the microprocessor to control the interrupt function.

Interru	pt Co	ntrol \$	Summary
---------	-------	----------	---------

IRQA goes low when CRA-7 = 1 and CRA-0 = 1 or
when CRA-6 = 1 and CRA-3 = 1
IRQB goes low when CRA-7 = 1 and CRA-0 = 1 or
when CRA-6 = 1 and CRA-3 = 1

#### **Peripheral I/O Ports**

The G65SC21 provides two 8-bit bidirectional Data Ports (PA and PB) and four interrupt/control lines (CA1, CA2, CB1 and CB2) for interfacing to peripheral devices. Peripheral I/O Port A and I/O Port B allow the microprocessor to interface the peripheral device input lines by loading data into the corresponding Peripheral Output Register. The microprocessor interfaces the peripheral device output lines by reading data on the I/O Port input lines directly onto the Data Bus and into the internal registers of the microprocessor.

#### Peripheral I/O Port A (PA0-PA7)

Each Peripheral I/O Port line can be programmed to act as an input or an output, as determined by the corresponding bits in the Data Direction Register. Within the Data Direction Register, a Logic 1 in a particular bit position represents an output line. Likewise, a Logic 0 in a particular bit position represents an input line. The Data Buffers which drive the I/O Port A lines contain "active" pull-up transistors as shown in Figure 14. Since these pull-ups are p-channel transistors they allow the output voltage to go to VDD for a Logic 1. Also, since these switches can sink a full 3.2 milliamp, the buffers are capable of driving one standard TTL load. In the input mode, the pull-up devices shown in Figure 14 remain connected to the I/O pin and continue to supply current to the pin. For this reason, these lines represent one standard TTL load in the input mode.

#### Peripheral I/O Port B (PB0-PB7)

The lines of Peripheral I/O Port B function in a similar manner to the discussion of I/O Port A above. Programmed selection for input/output function is identical. There are, however, several characteristics of the buffers driving these lines which affect their use in peripheral interfacing. Peripheral I/O Port B buffers are push-pull devices as shown in Figure 15.

The active pull-up devices can source up to 3 milliamp at 1.5 volts. This current drive capability is provided to allow direct connection to Darlington transistor switches. This allows

convenient control of relays, lamps, etc. Because the I/O Port B outputs are designed to drive transistors directly, the output data is read directly from Peripheral Output Register B for those lines programmed as inputs. The I/O Port B push-pull buffers also provide a high impedance input state. When these lines are programmed as inputs, the output buffer enters the high impedance state.

#### Interrupt Input/Peripheral Control Lines (CA1, CA2, CB1 and CB2)

The G65SC21 contains four interrupt input/peripheral control lines (CA1, CA2, CB1 and CB2) which offer a number of special peripheral control functions. These functions greatly enhance the performance of the two I/O Ports. Refer to Figure 16 for a summary of control line operation.

## I/O Port A Interrupt Input/Peripheral Control Lines (CA1, CA2)

Line CA1 is an interrupt input only. An active transition on this line will set bit 7 in Control Register A to a Logic 1. This flag bit (bit 7) can be programmed to set on either a positive or negative CA1 transition. Bit 7 will be set on a negative transition if bit 1 in the Control Register is set to a Logic 0. Likewise, bit 7 can be set on a positive transition if bit 1 in the Control Register is set to a Logic 1.

It should be noted that a negative transition is defined as a transition from high to low, and a positive transition is a transition from low to high.

Setting the interrupt flag (bit 7 or the Control Register) will interrupt the microprocessor via IRQA if bit 0 in Control Register A is a Logic 1 as described in earlier paragraphs.

Line CA2 can act as a totally independent interrupt input or as a peripheral control output. CA2 acts as an interrupt input when Control Register A bit 5 is a Logic 0. In this case, CA2 will set the interrupt flag (bit 6 of Control Register A) to a Logic 1 on the active transition as selected by bit 4 of the Control Register. The Control Register bits and interrupt inputs serve the same basic function as that described above for CA1. The input transition sets the interrupt flag which serves as the link between the microprocessor interrupt configuration and the peripheral device. The interrupt disable bit allows the microprocessor to exercise control over the system interrupts.

CA2 serves in the output control mode when Control Register A bit 5 is a Logic 1. In this case, CA2 can operate independently to generate a sample pulse each time the microprocessor reads data on I/O Port A. This mode is selected by setting bit 4 of the Control Register to a Logic 0 and bit 3 to a Logic 1. This pulse output is normally used to control counters, shift registers, etc. which provide sequential data to the peripheral input lines.

A second output mode allows CA2 to be used in conjunction with CA1 to "handshake" between the peripheral device and the microprocessor. With respect to I/O Port A, this "handshake" allows positive control of data transfers from the peripheral device into the microprocessor. The "handshake" function operates as follows:

The CA1 input signals the microprocessor that data is available by interrupting the microprocessor. The microprocessor then reads the data and sets CA2 to a Logic 0. This signals the peripheral device that it can now place new data on the I/O Port line.

A third output mode can be selected by setting Control Register bit 4 to a Logic 1. In this mode, CA2 is a simple peripheral control output which can be set high or low by setting bit 3 of Control Register A to a Logic 1 or a Logic 0 respectively.

## I/O Port B Interrupt Input/Peripheral Control Lines (CB1, CB2)

The CB1 line operates as an interrupt input only in the same manner as CA1 above. In this case, bit 7 of Control Register B is set by the active transition on CB1 as selected by bit 0 of the Control Register. The CB2 input modes operate identical.to the CA2 input modes. However, the CB2 output modes (Control Register B bit 5 set to Logic 1) differ somewhat from those of CA2. That is, the pulse ouput occurs when the microprocessor writes data into Output Register B. Also, the "handshaking" operates on data transfers from the microprocessor into the peripheral device.




Figure 14. Port A Buffer Circuit (PA0-PA7)




Figure 15. Port B Buffer Circuit (PB0-PB7)

	CA1/CB1 CONTROL										
CRA	(CRB)	ACTIVE TRANSITION									
BIT1 BIT0		OF INPUT SIGNAL*	IRQA (IRQB) INTERRUPT OUTPUTS								
0 0		Negative	Disableremain high								
0	1	Negative	Enable—goes low when bit 7 in CRA (CRB) is set by active transition of signal on CA1 (CB1)								
1	0	Positive	Disable—remain high								
1	1	Positive	Enable—as explained above								

\*Note: Bit 7 of CRA (CRB) will be set to a Logic 1 by an active transition of the CA1 (CB1) signal. This is independent of the state of bit 0 in CRA (CRB).

				CA2/CB2 INPUT MODES
(	CRA (CRE	•)	ACTIVE TRANSITION	
BIT5 BIT4 BIT3		BIT 3	OF INPUT SIGNAL*	IRQA (IRQB) INTERRUPT OUTPUTS
0	0	0	Negative	Disable—remains high
0	0	1	Negative	Enable—goes low when bit 6 in CRA (CRB) is set by active transition of signal on CA2 (CB2)
0	1	0	Positive	Disable—remains high
0	1	1	Positive	Enable—as explained above

\*Note: Bit 6 of CRA (CRB) will be set to a Logic 1 by an active transition of the CA2 (CB2) signal. This is independent of the state of bit 0 in CRA (CRB).

	CA2 OUTPUT MODES										
	CRA										
BIT 5 BIT 4 BIT 3		BIT 3	MODE	DESCRIPTION							
1	0	0	"Handshake" on Read	CA2 is set high on an active transition of the CA1 interrupt input signal and set low by a microprocessor "Read A Data" operation. This allows positive control of data transfers from the peripheral device to the microprocessor.							
1	0	1	Pulse Output	CA2 goes low for one cycle after a "Read A Data" operation. This pulse can be used to signal the peripheral device that data was taken.							
1 1 0 Manual Out		Manual Output	CA2 set low								
1	1	1	Manual Output	CA2 set high							

				CB2 OUTPUT MODES
	CRB			
BIT 5	BIT 4	BIT 3	MODE	DESCRIPTION
1	0	0	"Handshake" on Write	CB2 is set low on microprocessor "Write B Data" operation and is set high by an active transition of the CB1 interrupt input signal. This allows positive control of data transfers from the microprocessor to the peripheral device.
1	0	1	Pulse Output	CB2 goes low for one cycle after a microprocessor "Write B Data" operation. This can be used to signal the peripheral device that data is available.
1	1	0	Manual Output	CB2 set low
1	1	1	Manual Output	CB2 set high

#### Figure 16. Interrupt Input/Peripheral Control Lines Operation

#### **Pin Function Table**


Pin	Description					
D0-D7	Data Bus					
PA0-PA7	Peripheral I/O Port A					
РВ0-ҾВ7	Peripheral I/O Port B					
φ2	Phase 2 Internal Clock					
RES	Reset					
R∕₩	Read/Write					
IRQA	Interrupt Request (Port A)					

Pin	Description
IRQB	Interrupt Request (Port B)
CS0 <u>, C</u> S1, CS2	Chip Select Inputs
RS0, RS1	Register Selects
CA1, CA2	Peripheral A Control Lines
CB1, CB2	Peripheral B Control Lines
VDD	Positive Power Supply (+5V)
Vss	Internal Logic Ground

#### **Pin Configuration**

					PA3	PA2	PA1	PA0	ŷ	Vss	CA1	CA2	RQA	RQB	NC		
				/	<u> </u>	5	4	e	2	-	4	43	42	41	6		
PA0 2	39 CA2												~				
PA1 3			PA4	17						-						39	RS0
PA2 4	37 IROB	1															
PA3 5	36 RS0		PA5	8												38	RS1
PA4 6	35 RS1		PA6	9												37	RES
PA5 7	34 RES		PA7	10												36	DO
	33 00		PB0	11												35	D1
PA7 9	32 01																
PB0 10 G65SC21			PB1	12					G65	sc	21					34	D2
P81 11	30 03		PB2	13												33	D3
PB2 12	29 04		PB3	14												32	D4
PB3 13	28 D5 27 D6																
PB4 14			PB4	15												31	D5
P85 15	26 07		PB5	16												30	D6
PB6 16	25 0 <sup>4</sup> 2		PB6	17												29	D7
PB7 17																	
					8	19	8	5	3	33	24	52	26	27	58		
CB2 19	22 CS0			L													i
VDD 20					PB7	CB1	CB2	QQ	Ŷ	N/N	S	CS2	CS1	Ŷ	$\phi$ <b>2</b>		
						0	0	-		æ	0	0	0	_			

#### **Ordering Information**





# G65SC22

## **Microcircuits**


### CMOS Versatile Interface Adapter With Interval Timer/Counters

#### Features

- · CMOS process technology for low power consumption
- · Fully compatible with NMOS 6522 devices
- Low power consumption allows battery-powered operation (2 mA at 1 MHz)
- Two 8-bit, bidirectional peripheral I/O Ports
- Two powerful 16-bit programmable Interval Timer/Counters
- Serial bidirectional peripheral I/O Port
- Enhanced "handshake" feature
- Latched Input/Output Registers on both I/O Ports
- Programmable Data Direction Registers
- Four operating frequencies-1, 2, 3 and 4 MHz
- TTL compatible I/O peripheral lines
- Single +5 volts power supply
- Available in 40-pin dual-in-line or 44-pin PLCC package

#### **General Description**

The GTE G65SC22 Versatile Interface Adapter (VIA) is a flexible I/O device for use with the GTE G65SCXXX series 8-bit microprocessor family. The G65SC22 includes functions for programmed control of up to two peripheral devices (Ports A and B). Two program controlled 8-bit bidirectional peripheral I/O ports allow direct interfacing between the microprocessor and selected peripheral units. Each port has input data latching capability. Two programmable Data Direction Registers (A and B) allow selection of data direction (input or output) on an individual line basis. Also provided are two programmable 16-bit Interval Timer/Counters with latches. Timer 1 may be operated in a One-Shot Interrupt Mode with interrupts on each count-to-zero, or in a Free-Run Mode with a continuous series of evenly spaced interrupts. Timer 2 functions as both an interval and pulse counter. Serial data transfers are provided by a serial-to-parallel/parallel-to-serial shift register. Application versatility is further increased by various control registers, including-an Interrupt Flag Register, an Interrupt Enable Register and two Function Control Registers.



#### **Block Diagram**

#### Absolute Maximum Ratings: (Note 1)

Rating	Symbol	Value
Supply Voltage	VDD	-0.3V to +7.0V
Input Voltage	VIN	-0.3V to VDD +0.3V
Operating Temperature	TA	-40° C to +85° C
Storage Temperature	Ts	-55° C to +150° C

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

#### Notes:

1. Exceeding these ratings may cause permanent damage, functional operation under these conditions is not implied.

**DC Characteristics:** VDD =5.0V  $\pm$  5%, Vss = 0V, TA = -40° C to +85° C Industrial, 0° C to +70° C Commercial

Parameter	Symbol	Min.	Max.	Unit
Input High Voltage	Viн	2.0	VDD + 0.3	v
Input Low Voltage	VIL	-0.3	0.8	v
Input Leakage Current (VIN = 0 to VDD), Input Only Pins, R/W, RES, RS0-RS3, CS1, $\overline{CS2}$ , CA1, $\phi$ 2	lin		±1.0	μΑ
Three-State Leakage Current (VIN = 0.4 to 2.4V), D0-D7, IRQ	Ιτςι		±10.0	μΑ
Input High Current (VI∺ = 2.4V), Peripheral Inputs with Pullups, PA0-PA7, PB0-PB7, CA2, CB1, CB2	Ін	-200		μΑ
Input Low Current (VIL = 0.4V) Peripheral Inputs with Pullups PA0-PA7, PB0-PB7, CA2, CB1, CB2	lıL.		-1.6	mA
Output Low Voltage (IoL = 3.2 mA), PA0-PA7, PB0-PB7, D0-D7, CA2, CB1, CB2, IRQ	Vol		0.4	v
Output High Voltage (Іон = -200 µА), РА0-РА7, РВ0-РВ7, D0-D7, СА2, СВ1, СВ2, ĪRQ	Vон	2.4		v
Output High Current (Sourcing) (VOн = 1.5V, Direct Transistor Drive), PB0-PB7	ЮН	-3.0		mA
Supply Current         f = 1 MHz           (No Load)         f = 2 MHz           f = 3 MHz         f = 4 MHz	IDD IDD IDD IDD		2.0 4.0 6.0 8.0	mA mA mA mA
Power Dissipation (Inputs = VSS or VDD, No Loads), Operating (VDD = 5.5V, f = 1 MHz) Standby (Static)	PD PDSB		11.0 100	mW μW
Input Capacitance (f = 1 MHz)	CIN		5.0	pF
Output Capacitance (f = 1 MHz)	Соит		10.0	pF

AC Characteristics—Processor Interface Timing: VDD =5.0V ± 5%, VSS = 0V, TA = -40° C to +85° C Industrial,

0 0	$to + 10^{\circ} C C c$	mmerciai	G65S	C22-1	G65S	C22-2	G65S	C22-3	G65S	C22-4	]
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Cycle Time		tcyc	1000	-	500	_	330	_	250	-	nS
Phase 2 Pulse Width High		tPWH	470	_	240	_	160	—	120	-	nS
Phase 2 Pulse Width Low		tPWL	470	-	240	_	160	—	120	-	nS
Phase 2 Transition		tR,F		30	_	30	_	30	-	30	nS
Read Timing (Figure 2)											
Select, R/W Setup		tACR	160	_	90	_	65	-	45	-	nS
Select, R/W Hold		tCAR	0	_	0	-	0	-	0	-	nS
Data Bus Delay		tCDR	_	320	_	190	-	130		90	nS
Data Bus Hold		tHR	10	_	10	-	10	-	10		nS
Peripheral Data Setup		<b>tPCR</b>	300	_	150	-	110	-	75	-	nS
Write Timing (Figure 3)			•								
Select R/W Setup		tacw	160	_	90	-	65	—	45	_	nS
Select, R/W Hold		tCAW	0	_	0	-	0	-	0	_	nS
Data Bus Setup		tDCW	195	_	90	-	65	-	45	_	nS
Data Bus Hold		tHW	10		10	-	10	_	10	_	nS
Peripheral Data Delay	(Port A)	tCPW	—	1000	—	500	-	330	_	320	nS
	(Port B)		—	1000		500	-	330	—	250	nS


### AC Characteristics—Peripheral Interface Timing: VDD =5.0V ± 5%, Vss = 0V, TA = -40° C to +85° C Industrial, 0° C to +70° C Commercial.

(See Figures 4 through 12)

-

II.


Parameter	Symbol	Min	Max	Unit	Figure
Rise and Fall Time for CA1, CB1, CA2 and CB2 Input Signals	tR, tF	_	1.0	μS	
Delay Time, Clock Negative Transition to CA2 Negative Transition (Read Handshake or Pulse Mode)	tCA2	-	1.0	μS	4,5
Delay Time, Clock Negative Transition to CA2 Positive Transition (Pulse Mode)	tRS1	—	1.0	μS	4
Delay Time, CA1 Active Transition to CA2 Positive Transition (Handshake Mode)	tRS2		2.0	μS	5
Delay Time, Clock Positive Transition to CA2 or CB2 Negative Transition (Write Handshake)	twнs		1.0	μS	6,7
Delay Time, Peripheral Data Valid to CA2 or CB2 Negative Transition	tDS	40	_	nS	6,7
Delay Time, Clock Positive Transition to CA2 or CB2 Positive Transition (Pulse Mode)	tRS3	—	1.0	μS	6
Delay Time, CA1 or CB1 Active Transition to CA2 or CB2 Positive Transition (Handshake Mode)	tRS4	-	2.0	μS	7
Delay Time Required from CA2 Output to CA1 Active Transition (Handshake Mode)	t21	400		nS	7
Set-up Time, Peripheral Data Valid to CA1 or CB1 Active Transition (Input Latching)	tıL	300	_	nS	8
Shift-Out Delay Time—Time from $\phi 2$ Falling Edge to CB2 Data Out	tSR1	-	300	nS	9
Shift-In Set-up Time—Time from CB2 Data In to $\phi$ 2 Rising Edge	tSR2	300	-	nS	10
External Shift Clock (CB1) Set-up Time Relative to $\phi$ 2 Trailing Edge	tSR3	100	tcyc	nS	10
Pulse Width—PB6 Input Pulse	tipw	2 x tCYC			12
Pulse Width—CB1 Input Clock	ticw	2 x tCYC	_		. 11
Pulse Spacing—PB6 Input Pulse	tips	2 x toyo			12
Pulse Spacing—CB1 Input Pulse	tics	2 x tcyc	_		11
CA1, CB1 Set Up Prior to Transition to Arm Latch	tAL	300		nS	8
Peripheral Data Hold After CA1, CB1 Transition	<b>t</b> PDH	150		nS	8





-

#### Timing Diagrams: Measurement points 0.8.V and 2.0V unless otherwise specified.











Figure 3. Write Timing





#### Timing Diagrams (Continued): Measurement points 0.8V and 2.0V unless otherwise specified.








Figure 6. Write Handshake, Pulse Mode Timing (CA2, CB2)








#### Timing Diagrams (Continued): Measurement points 0.8V and 2.0V unless otherwise specified.

















#### Timing Diagrams (Continued): Measurement points 0.8V and 2.0V unless otherwise specified.





Figure 12. Pulse Count Input Timing





#### **Signal Description**

#### Reset (RES)

Reset (RES) clears all internal registers (except T1 and T2 counters and latches, and the Shift Register (SR)). In the RES condition, all peripheral interface lines (PA and PB) are placed in the input state. Also, the Timers (T1 and T2), SR and interrupt logic are disabled from operation.

#### Input Clock ( $\phi$ 2)

The system  $\phi^2$  input Clock controls all data transfers between the G65SC22 and the microprocessor.

#### Read/Write (R/W)

The R/ $\overline{W}$  signal is generated by the microprocessor and is used to control the transfer of data between the G65SC22 and the microprocessor. When R/ $\overline{W}$  is in the high state (Logic 1) and the chip is selected, data is transferred from the G65SC22 to the microprocessor (Read operation). Conversely, when R/ $\overline{W}$  is in the low state (Logic 0), data is transferred from the processor to the selected G65SC22 register (Write operation). Read/Write must always be preceded by a proper Chip Select (CS1,  $\overline{CS2}$ ).

#### Data Bus (D0-D7)

The eight bidirectional Data Bus lines are used to transfer data between the G65SC22 and the microprocessor. During a Read

operation, the contents of the selected G65SC22 internal register are transferred to the microprocessor via the Data Bus lines. During a Write operation, the Data Bus lines serve as high impedance inputs over which data is transferred from the microprocessor to a selected G65SC22 register. The Data Bus lines are in the high impedance state when the G65SC22 is unselected.

#### Chip Select (CS1, CS2)

Normally, the two Chip Select lines are connected to the microprocessor address lines. This connection may be direct or through decoding. To access a selected G65SC22 register, CS1 must be high (Logic 1) and CS2 must be low (Logic 0).

#### **Register Select (RS0-RS3)**

The Register Select inputs allow the microprocessor to select one of 16 internal registers within the G65SC22. Refer to Table 1 for Register Select coding and a functional description.

#### Interrupt Request (IRQ)

The Interrupt Request  $(\overline{IRQ})$  output signal is generated (Logic 0) whenever an internal Interrupt Flag bit is set (Logic 1) and the corresponding Interrupt Enable bit is a Logic 1. The Interrupt Request output is an open-drain configuration, thus allowing the IRQ signal to be wire-ORed to a common microprocessor IRQ input line.

Register		RS Co			Register	Desci	ription	
Number	RS3	RS2	RS1	RS0	Designation	Write $(R/\overline{W} = 0)$	Read (R/W = 1)	
0	0	0	0	0	ORB/IRB	Output Register "B"	Input Register "B"	
1	0	0	0	1	ORA/IRA	Output Register "A"	Input Register "A"	
2	0	0	1	0	DDRB	Data Directio	n Register "B"	
3	0	0	1	1	DDRA	Data Direction Register "A"		
4	0	1	0	0	T1C-L	T1 Low-Order Latches	T1 Low-Order Counter	
5	0	1	0	1	Т1С-Н	T1 High-Order Counter		
6	0	1	1	0	T1L-L	T1 Low-Order Latches		
7	0	1	1	1	T1L-H	T1 High-Orde	er Latches	
8	1	0	0	0	T2C-L	T2 Low-Order Latches	T2 Low-Order Counter	
9	1	0	0	1	T2C-H	T2 High-Orde	er Counter	
10	1	0	1	0	SR	Shift Register		
11	1	0	1	1	ACR	Auxiliary Con	trol Register	
12	1	1	0	0	PCR	Peripheral Control Register		
13	1	1	0	1	IFR	Interrupt Flag Register		
14	1	1	1	0	IER	Interrupt Enable Register		
15	1	1	1	1	ORA/IRA	Same As Reg 1 Exce	pt No "Handshake"	

#### Table 1. G65SC22 Internal Registers

#### Peripheral Data Port A (PA0-PA7)

Peripheral Data Port A is an 8-line, bidirectional bus used for the transfer of data, control and status information between the G65SC22 and a peripheral device. Each Peripheral Data Port bus line may be individually programmed as either an input or output under control of a Data Direction Register. Data flow direction may be selected on a line-by-line basis with intermixed input and output lines within the same port. When a "0" is written to any bit position of the Data Direction Register, the corresponding line will be programmed as an input. Likewise, when a "1" is written into any bit position of the register, the corresponding data line will serve as an output. Polarity of the data output is determined by the Output Register, while input data may be latched into the Input Register under control of the CA1 line. All modes are program controlled by the microprocessor by way of the G65SC22's internal control registers. Each Peripheral Data Port line represents one TTL load in the input mode and will drive one standard TTL load in the output mode. A typical output circuit for Peripheral Data Port A is shown in Figure 14.





Figure 14. Port A Buffer Circuit (PA0-PA7, CA2)


#### Peripheral Data Port A Control Lines (CA1, CA2)

Control lines CA1 and CA2 serve as interrupt inputs or handshake outputs for Peripheral Data Port A. Each line controls an internal Interrupt Flag with a corresponding Interrupt Enable bit. CA1 also controls the latching of Input Data on Port A. CA1 is a high impedance input, while CA2 represents one standard TTL load in the input mode. In the output mode, CA2 will drive one standard TTL load.

#### Peripheral Data Port B (PB0-PB7)

Peripheral Data Port B is an 8-line, bidirectional bus which is controlled by an Output Register, Input Register and Data Direction Register in a manner much the same as Data Port A. With respect to Port B, the output signal on line PB7 may be controlled by Timer 1 while Timer 2 may be programmed to count pulses on the PB6 line. Port B lines represent one standard TTL load in the input mode and will drive one TTL load in the output mode. Port B lines are also capable of sourcing 3.0 mA at 1.5 Vdc in the output mode. This allows the outputs to directly drive Darlington transistor circuits. A typical output circuit for Port B is shown in Figure 15.





#### Peripheral Data Port B Control Lines (CB1, CB2)

Control lines CB1 and CB2 serve as interrupt inputs or handshake outputs for Peripheral Data Port B. Like Port A, these two control lines control an internal Interrupt Flag with a corresponding Interrupt Enable bit. These lines also serve as a serial data port under control of the Shift Register (SR). Each control line represents one standard TTL load in the input mode and can drive one TTL load in the output mode. Note that CB1 and CB2 cannot drive Darlington transistor circuits.

#### **Functional Description**

#### Peripheral Data Ports (Port A, Port B)

Each Peripheral Data Port operates in conjunction with a Data Direction Register (DDRA or DDRB). Under program control, the Data Direction Registers specify which lines within the port bus are to be designated as inputs or outputs. A Logic 0 in any bit position of the register will cause the corresponding line to serve as an input, while a Logic 1 will cause the line to serve as an output.

When a line is programmed as an output, it is controlled by a corresponding bit in the Output Register (ORA & ORB). A Logic 1 in the Output Register will cause the corresponding output line to go high, while a Logic 0 will cause the line to go low. Under program control, data is written into the Output Register bit positions corresponding to the output lines which have been programmed as outputs. Should data be written into bit positions corresponding to lines which have been programmed as inputs, the output lines will be unaffected.

When reading a Peripheral Data Port, the contents of the corresponding Input Register (IRA or IRB) is transferred onto the Data Bus. When the input latching feature is disabled, Input Register A (IRA) will reflect the logic levels present on the Port A bus lines. However, with input latching enabled and the selected active transition on CA1 having occurred, Input Register A will contain the data present on the Port A bus lines at the time of the transition. In this case, once Input Register A has been read, it will appear transparent, reflecting the current state of the Port A bus lines until the next CA1 latching transition.

With respect to Input Register B, it operates similar to Input Register A except that for those Port B bus lines which have been programmed as outputs, there is a difference. When reading Input Register A, the logic level on the bus line determines whether a Logic 1 or 0 is sensed. However, when reading Input Register B, the logic level stored in Output Register B (ORB) is the logic level sensed. For this reason, those outputs which have large loading effects may cause the reading of Input Register A to result in the reading of a Logic 0 when a 1 was actually programmed, and reading a Logic 1 when a 0 was programmed. However, when reading Input Register B, the logic level read will be correct, regardless of loading on the particular bus line.

For information on formats and operation of the Peripheral Data Port registers, refer to Figures 16, 17 and 18. It should be noted that the input latching modes are controlled by the Auxiliary Control Register (See Figure 24).

#### Data Transfer—Handshake Control

A powerful feature of the G65SC22 is its ability to provide absolute control over data transfers between the microprocessor and peripheral devices. This control is accomplished by way of "handshake" lines. Port A lines (CA1, CA2) handshake data transfers on both Read and Write operations, while Port B lines (CB1, CB2) handshake data on Write operations only.

#### **Read Handshake Control**

Read Handshaking provides effective control of data transfers from a peripheral device to the microprocessor. To accomplish the Read Handshake, the peripheral device generates a Data Ready signal to the G65SC22 which indicates valid data is present on the Peripheral Data Port bus. In most cases, this Data Ready signal will interrupt the microprocessor, which will then read the data and generate a Data Taken signal. Once the peripheral senses the Data Taken signal, new data will be placed on the bus. This process continues until the data transfer is complete.

Automatic Read Handshaking applies to Peripheral Data Port A only. The Data Ready signal is transmitted by the peripheral device over the CA1 interrupt line, while the Data Taken signal is generated and transmitted to the peripheral device over the CA2 line. When the Data Ready signal is received, it sets an internal flag in the Interrupt Flag Register (IFR). This flag may interrupt the microprocessor or it may be polled under program control. As an option, the Data Taken signal may be either a pulse or a level. In either case, it is set low (Logic 0) by the microprocessor and is cleared by the next Data Ready signal. Refer to Figure 19 for Read Handshake timing and operating sequence.

#### Write Handshake Control

The Write Handshake operation is similar to Read Handshaking. For Write Handshaking, however, the G65SC22 generates the Data Ready signal and the peripheral device must generate the Data Taken return signal. Note that Write Handshaking may occur on both Data Ports (A and B). For a Write Handshake, CA2 or CB2 serve as the Data Ready output and can operate in either the Handshake Mode or the Pulse Mode. The Data Taken signal is received by CA1 or CB1. The Data Taken signal sets a flag in the Interrupt Flag Register and clears the Data Ready output signal. Refer to Figure 20 for Write Handshake timing and operating sequence. Note that the selection of Read or Write Handshake operating modes (CA1, CA2, CB1 and CB2) is accomplished by the Peripheral Control Register (PCR). See Figure 21.






Figure 16. Output Register B (ORB), Input Register B (IRB)



PIN DATA DIRECTION SELECTION	WRITE	READ
DDRA = "1" (OUTPUT) (Input latching disabled)	MPU writes Output Level (ORA)	MPU reads level on PA pin.
DDRA = "1" (OUTPUT) (Input latching enabled)		MPU reads IRA bit which is the level of the PA pin at the time of the last CA1 active transition.
DDRA = "0" (INPUT) (Input latching disabled)	MPU writes into ORA, but no effect on pin level, until DDRA changed.	MPU reads level on PA pin.
DDRA = "0" (INPUT) (Input latching enabled)		MPU reads IRA bit which is the level of the PA pin at the time of the last CA1 active transition.


Figure 17. Output Register A (ORA), Input Register A (IRA)






¢2 _			ப	
"DATA READY" – (CA1)		ן		٦ <u> </u>
		ĺ	 <u> </u>	<u>ا</u>
READ IRA OPERATION			1	
"DATA TAKEN" HANDSHAKE MODE (CA2)	· · · · · · · · · · · · · · · · · · ·			
"DATA TAKEN" - PULSE MODE (CA2)			 l	

Figure 19. Read Handshake (Port A Only)







\*See Note Accompanying Figure 37.

#### Figure 21. CA1, CA2, CB1, CB2 Control

#### Timer 1 Operation


Interval Timer T1 consists of two 8-bit latches and a 16-bit counter. The latches serve to store data which is to be loaded into the counter. Once the counter is loaded under program control, it decrements at a Phase 2 (d2) clock rate. Upon reaching zero, an Interrupt Flag is set, causing Interrupt Request (IRQ) to go low (Logic 0) if the corresponding Interrupt Enable bit is set. Once the Timer reaches a count of zero, it will either disable any further interrupts (provided it has been programmed to do so), or it will automatically transfer the contents of the latches into the counter and proceed to decrement again. The counter may also be programmed to invert the output signal on PB7 each time it reaches a count of zero. Each of these counter modes is presented below. The T1 counter format and operation is shown in Figure 22, with corresponding latch format and operation in Figure 23. Additional control bits are provided in the Auxiliary Control Register (bits 6 and 7) to allow selection of Timer T1 operating modes. The four available modes are shown in Figure 24.


It should be noted that the microprocessor does not write directly into the low-order counter (T1C-L). Instead, this half of the counter is loaded automatically from the low-order register when the microprocessor writes into the high-order register and counter. In fact, it may not be necessary to write to the low-order register in some applications since the timing operation is triggered by writing to the high-order register and counter.

#### **Timer 1 One-Shot Mode**

Interval Timer T1 may operate in the One-Shot Mode which allows the generation of a single Interrupt Flag each time the Timer is loaded. The Timer can also be programmed to produce a single negative pulse on Data Port line PB7.

To generate a single interrupt, it is required that bits 6 and 7 of the Auxiliary Control Register be low (Logic 0). The loworder T1 counter (T1C-L) or the low-order T1 latch (T1L-L) must then be loaded with the low-order count value. Note that a load to T1C-L is effectively a load to T1L-L. Next, the high-order count value must be loaded into the high-order T1 counter (T1C-H), at which time the value is simultaneously loaded into high-order T1 latch (T1L-H). During this load sequence, the contents of T1L-L is transferred to T1C-L. The counter will start counting down on the next  $\phi$ 2 clock following the load sequence into T1C-H, and will decrement at the  $\phi$ 2 clock rate. Once the T1 counter reaches a zero count, the Interrupt Flag is set. To generate a negative pulse on Data Port line PB7, the sequence is identical to the above except bit 7 of






READ-8 bits from T1 low-order counter transferred to MPU. In addition, T1 interrupt flag is reset (bit 6 in interrupt flag register). the Auxiliary Control Register must be high (Logic 1). Data Port line PB7 will then go low (Logic 0) following the load to T1C-H, and will go high (Logic 1) again when the counter reaches a zero count.


Once set, the T1 Interrupt Flag is reset by either loading T1C-H, which starts a new count, or by reading T1C-L. Refer to Figure 25 for One-Shot Mode timing information.

#### **Timer 1 Free-Run Mode**

An important advantage within the G65SC22 is the ability of the latches associated with the T1 counter to provide a continuous series of evenly spaced interrupts or a square wave on Data Port line PB7. It should also be noted that the continuous series of interrupts and square waves are not affected by variations in the microprocessor interrupt response time. These advantages are all produced in the Free-Run Mode. When operating in the Free-Run Mode, the Interrupt Flag is set and the signal on PB7 is inverted each time the counter reaches a count of zero. In the Free-Run Mode, however, the counter does not continue to decrement after reaching a zero count. Instead, the counter automatically transfers to contents of the latch into the counter (16 bits) and then decrements from the new count value. As can be seen, it is not necessary to reload the timer in order to set the Interrupt Flag on the next count of zero. When set, the Interrupt Flag can be cleared by either reading T1C-L, by writing directly into the Interrupt Flag Register (IFR) as will be discussed later, or by a load into T1C-H when a new count value is desired.

Since the interval timers are all retriggerable, reloading the counter will always reinitialize the time-out period. Should the microprocessor continue to reload the counter before it reaches zero, counter time-out can be prevented. Timer 1 is able to operate in this manner provided the microprocessor writes into the high-order counter (T1C-H). By loading the latches only, the microprocessor can access the timer during each count-down operation without affecting the time-out in progress. In this way, data loaded into the latches will determine the length of the next subsequent time-out period. This capability is of value in the Free-Run Mode with the output enabled. In the Free-Run Mode, the signal on Data Port line PB7 is inverted and the Interrupt Flag is set with each counter time-out. When the microprocessor responds to the interrupts with new data for the latches, it can determine the period of the next half-cycle during each half-cycle of the output signal on line PB7. In this way, complex waveforms can be generated. Refer to Figure 26 for timing information on the Free-Run Mode.






READ-8 bits from T1 high-order counter transferred to MPU.


#### Figure 22. T1 Counter Format and Operation

**REG 6-TIMER 1 LOW-ORDER LATCHES** 



- WRITE—8 bits loaded into T1 low-order latches. This operation is no different than a write into Reg. 4.
- READ—8 bits from T1 low-order latches transferred to MPU. Unlike Reg. 4 operation, this does not cause reset of T1 interrupt flag.


REG 7-TIMER 1 HIGH-ORDER LATCHES



WRITE—8 bits loaded into T1 high-order latches. Unlike Reg. 4 operation no latch-to-counter transfers take place.

READ-8 bits from T1 high-order latches transferred to MPU.

#### Figure 23. T1 Latch Format and Operation









Figure 25. One-Shot Mode (Timer 1 and Timer 2)



Note: A precaution to take in the use of PB7 as the timer output concerns the Data Direction Register contents for PB7. Both DDRB bit 7 and ACR bit 7 must be 1 for PB7 to function as the timer output. If either is a 0, then PB7 functions as a normal output pin, controlled by ORB bit 7.

Figure 26. Free-Run Mode (Timer 1)

#### **Timer 2 Operation**

Timer 2 operates in the One-Shot Mode only (as an interval timer), or as a pulse counter for counting negative pulses on Data Port line PB6. A single control bit within the Auxiliary Control Register is used to select between these two modes. Timer 2 is made up of a write-only low-order latch (T2L-L), a read-only low-order counter (T2C-L), and a read/write high-order counter (T2C-H). This 16-bit counter decrements at a  $\phi$ 2 clock rate. Refer to Figure 27 for T2 counter format and operation.

#### **Timer 2 One-Shot Mode**

Operation of Timer 2 in the One-Shot Mode is similar to Timer 1. That is, for each load T2C-H operation, Timer 2 sets the Interrupt Flag for each countdown to zero. However, after a time-out, the T2 counters roll over to all 1s (FFFFie) and continue to decrement. This two's complement decrement allows the user to determine how long the T2 Interrupt Flag has been set. Since the Interrupt Flag logic is disabled after.the initial interrupt set (zero count), further interrupts cannot be set by a subsequent count to zero. To enable the Interrupt Flag logic, the microprocessor must reload T2C-H. The Interrupt Flag is cleared by either reading T2C-L or by loading T2C-H. Refer to Figure 25 for timing information on the One-Shot Mode.

#### Timer 2 Pulse Counting Mode

In the Pulse Counting Mode, Timer 2 counts a predetermined number of negative-going pulses on Data Port line PB6. To accomplish this, a count number is loaded into T2C-H, which clears the Interrupt Flag logic and starts the counter to decrement each time a negative pulse is applied to Data Port line PB6. When the T2 counter reaches a count of zero, the Interrupt Flag is set and the counter continues to decrement with each pulse on PB6. To enable the Interrupt Flag for subsequent countdowns, it is necessary to reload T2C-H. The decrement pulse on line PB6 must be low (Logic 0) during the leading edge of the  $\phi$ 2 clock. Refer to Figure 28 for timing information.

#### **Shift Register Operation**

The Shift Register performs bidirectional serial data transfers on line CB2. These transfers are controlled by an internal modulo-8 counter. Shift pulses can be applied to the CB1 line from an external source, or (with proper mode selection) shift pulses may be generated internally which will appear on the CB1 line for controlling external devices. Each Shift Register operating mode is controlled by control bits within the Auxiliary Control Register. Refer to Figure 29 for format and control bit information. Also refer to Figures 30 through 36 for operation of the various Shift Register modes.







Figure 27. T2 Counter Format and Operation



#### Shift Register Input Modes

Shift Register Disabled (000)—In the 000 mode, the Shift Register is disabled from all operation. The microprocessor can read or write the Shift Register, but shifting is disabled and both CB1 and CB2 are controlled by bits in the Peripheral Control Register (PCR). The Shift Register Interrupt Flag is held low (disabled).

Shift In—Counter T2 Control (001)—In this mode, the shifting rate is controlled by the low order eight bits of counter T2. Shift pulses are generated on the CB1 line to control shifting in external devices. The time between transitions of the CB1 output clock is determined by the  $\phi$ 2 clock period and the contents of the low-order T2 latch (N). Shifting occurs by writing or reading the Shift Register. Data is shifted into the low-order bit first, and is then shifted into the next higher order bit on the negative-going edge of each clock pulse. Input data should change before the positive-going edge of the CB1 clock pulse. This data is then shifted into the Shift Register during the  $\phi$ 2 clock cycle following the positive-going edge of the CB1 clock pulse. After eight CB1 clock pulses, the Shift Register Interrupt Flag will set and IRQ will go low (Logic 0). Refer to Figure 30.

Shift  $\ln -\phi 2$  Clock Control (010)—In this mode, the shift rate is controlled by the  $\phi 2$  clock frequency. Shift pulses are generated on the CB1 line to control shifting in external devices. Timer 2 operates as an independent interval timer and has no influence on the Shift Register. Shifting occurs by reading or writing the Shift Register. Data is shifted into the low order bit first, and is then shifted into the next higher order bit on the trailing edge of the  $\phi 2$  clock pulse. After eight clock pulses, the Shift Register Interrupt Flag will be set, and output clock pulses on the CB1 line will stop. Refer to Figure 31.

Shift In—External CB1 Clock Control (011)—In this mode, CB1 serves as an input to the Shift Register. In this way, an external device can load the Shift Register at its own pace. The Shift Register counter will interrupt the microprocessor after each eight bits have been shifted in. The Shift Register counter does not stop the shifting operation. Its function is simply that of a pulse counter. Reading or writing the Shift Register resets the Interrupt Flag and initializes the counter to count another eight pulses. Note that data is shifted during the first  $\phi 2$  clock cycle following the positive-going edge of the CB1 shift pulse. For this reason, data must be held stable during the first full cycle following CB1 going high. Refer to Figure 32.






Figure 29. Shift Register and Auxiliary Control Register Control Bits






Figure 30. Shift In—Counter T2 Control








Figure 32. Shift In—External CB1 Clock Control

#### **Shift Register Output Modes**

Shift Out—Free Running at T2 Rate (100)—This mode is similar to mode 101 in which the shifting rate is determined by T2. However, in mode 100 the Shift Register Counter does not stop the shifting operation. Since Shift Register bit 7 (SR7) is recirculated back into bit 0, the eight bits loaded into the Shift Register will be clocked onto the CB2 line repetitively. In this mode, the Shift Register Counter is disabled and IRQ is never set. Refer to Figure 33.

Shift Out—T2 Control (101)—In this mode, the shift rate is controlled by T2 (as in mode 100). However, with each read or write of the Shift Register, the Shift Register Counter is reset and eight bits are shifted onto the CB2 line. At the same time, eight shift pulses are placed on the CB1 line to control shifting in external devices. After the eight shift pulses, the shifting is disabled, the Interrupt Flag is set, and CB2 will remain at the last data level. Refer to Figure 34.

**Shift Out**— $\phi$ **2 Clock Control (110)**—In this mode, the shift rate is controlled by the system  $\phi$ **2** Clock. Refer to Figure 35.

Shift Out—External CB1 Clock Control (111)—In this mode, shifting is controlled by external pulses applied to the CB1 line. The Shift Register Counter sets the Interrupt Flag for each eight-pulse count, but does not disable the shifting function. Each time the microprocessor reads or writes the Shift Register, the Interrupt Flag is reset and the counter is initialized to begin counting the next eight pulses on the CB1 line. After eight shift pulses, the Interrupt Flag is set. The microprocessor can then load the Shift Register with the next eight bits of data. Refer to Figure 36.






Figure 33. Shift Out—Free Running T2 Rate





2



1

#### Interrupt Operation

IRQ

**CB2 OUTPUT** 

DATA

There are three basic interrupt operations, including: setting the interrupt flag within the Interrupt Flag Register (IFR), enabling the interrupt by way of a corresponding bit in the Interrupt Enable Register (IER), and signaling the microprocessor with an Interrupt Request (IRQ). An Interrupt Flag can be set by conditions internal to the chip or by inputs to the chip from external sources. Normally, an Interrupt Flag will remain set until the interrupt is serviced. To determine the source of an interrupt, the microprocessor must examine each flag in order, from highest to lowest priority. This is accomplished by reading the contents of the Interrupt Flag Register into the microprocessor accumulator, shifting the contents either left or right and then using conditional branch instructions to detect an active interrupt. Each Interrupt Flag has a corresponding Interrupt Enable bit in the Interrupt Enable Register. The enable bits are controlled by the microprocessor (set or reset). If an Interrupt Flag is high (Logic 1), and the corresponding Interrupt Enable bit is high (Logic 1), the Interrupt Request (IRQ) will go low (Logic 0). IRQ is an open-collector output which can be wire-ORed with other devices within the system.


8

All Interrupt Flags are contained within a single Interrupt Flag Register. Bit 7 of this register will be high (Logic 1) whenever an Interrupt Flag is set, thus allowing convenient polling of several devices within a system to determine the source of the interrupt. The Interrupt Flag Register (IFR) and Interrupt Enable Register (IER) format and operation is shown in Figures 37 and 38 respectively. The Interrupt Flag Register may be read directly by the microprocessor, and individual flag bits may be cleared by writing a "1" into the appropriate bit of the IFR. Bit 7 of the IFR indicates the status of the Interrupt Request (IRQ) output. Bit 7 corresponds to the following logic function: IRQ = IFR6 x IER6 + IFR5 x IER5 + IFR4 x IER4 + IFR3 x IER3 + IFR2 x IER2 + IFR1 x IER1 + IFR0 x IER0. Note: x = Logic AND, + = Logic OR.

Bit 7 is not a flag. For this reason, bit 7 is not directly cleared by writing a "1" into its bit position. It can be cleared, however, by clearing all the flags within the register, or by disabling all active interrupts as presented in the next section.


Each Interrupt Flag within the IFR has a corresponding enable bit in the Interrupt Enable Register (IER). The microprocessor can set or clear selected bits within the IER. This allows the control of individual interrupts without affecting others. To set or clear a particular Interrupt Enable bit, the microprocessor must write to address 1110 (IER address). During this write operation, if bit 7 on the Data Bus is a "0", each "1" in bits 6 thru 0 will clear the corresponding bit in the Interrupt Enable Register. For each "0" in bits 6 thru 0, the corresponding bit in the IER will be unaffected.

Setting selected bits in the IER is accomplished by writing to the same address with bit 7 on the Data Bus set to a "1". In this case, each "1" in bits 6 thru 0 will set the corresponding bit to a "1". For each "0", the corresponding bit will be unaffected. This method of controlling the bits in the Interrupt Enable Register allows convenient user control of interrupts during system operation. The microprocessor can also read the contents of the IER by placing the proper address on the Register Select and Chip Select inputs with the R/W line high. Bit 7 will be read as a "1".



\*If the CA2/CB2 control in the PCR is selected as "independent" interrupt input, then reading or writing the output register ORA/ORB will not clear the flag bit. Instead, the bit must be cleared by writing into the IFR, as described previously.





Notes:

1. If bit 7 is a "0", then each "1" in bits 0-6 disables the corresponding interrupt.

2. If bit 7 is a "1", then each "1" in bits 0-6 enables the corresponding interrupt.

3. If a read of this register is done, bit 7 will be "1" and all other bits will reflect their enable/disable state.


Figure 38. Interrupt Enable Register (IER)

#### **Pin Function Table**

Description			
Data Bus			
Peripheral I/O Port A			
Peripheral I/O Port B			
Phase 2 Internal Clock			
Reset			
Read/Write			
Interrupt Request			

Pin	Description
CS1, CS2	Chip Select
RS0-RS3	Register Select
CA1, CA2	Peripheral A Control Lines
CB1, CB2	Peripheral B Control Lines
VDD	Positive Power Supply (+5V)
Vss	Internal Logic Ground

#### **Pin Configuration**



#### **Ordering Information**

		G	<u>65SC</u>	22	<u>P 1</u>	-2
Description						
C-Special C	G—Standard					
Product Identi	fication Number	5. 				
Package						
P—Plastic C—Ceramic D—Cerdip	E—Leaded Chip Carrier L—Leadless Chip Carrier X—Dice				-	
Temperature/F	Processing					
	to +70° C, ± 5% P.S. Tol. to +85° C, ± 5% P.S. Tol.	S— 0°C to +70°C W— -40°C to +85°C				
Performance [	Designator					
Designators se	elected for speed and power	specifications.				
—1 1MHz —2 2MHz	—3 3 MHz —4 4 MHz					



# G65SC32

## **Microcircuits**

## CMOS RAM, I/O, Timer

#### Features

- CMOS process technology for low power consumption
- Fully compatible with NMOS 6532 devices
- · Bus compatible with 6500 and 6800 microprocessors
- Low power consumption (2 mA at 1 MHz)
- 128 X 8 bit static RAM

**Block Diagram** 


- Two 8-bit bidirectional peripheral data ports
- Two programmable Data Direction Registers
- · Programmable Edge Sense Interrupt function
- · Interrupt Timer with programmable interrupt intervals
- Peripheral I/O Port B allows direct transistor drive
- · High impedance three-state Data Bus
- Available in 40-pin dual-in-line package or 44-pin PLCC

#### **General Description**

The G65SC32 is a programmable RAM, I/O, Timer device for use with the G65SCXXX series 8-bit microprocessor family. The G65SC32 includes functions for programmed control of up to two peripheral devices (Port A and Port B). These functions include:

- 128 X 8 bit static RAM for microprocessor scratch pad activity.
- Two program controlled 8-bit bidirectional Data Ports for direct interfacing between the microprocessor and selected peripheral units.
- Two programmable Data Direction Registers (A and B) for data direction control at each peripheral Data Port.
- A programmable Interrupt Timer with interrupt timing capability in intervals ranging from 1 to 262,144 clock periods.
- Edge-detect interrupt circuitry for interrupt generation on active edge transitions.

The G65SC32 offers the many advantages of GTE's leading edge CMOS technology, i.e., increased noise immunity, higher reliability, and greatly reduced power consumption.



#### Absolute Maximum Ratings: (Note 1)

Rating	Symbol	Value
Supply Voltage	VDD	-0.3V to +7.0V
Input/Output Voltage	Vin	-0.3V to VDD + 0.3V
Operating Temperature	TA	-40°C to +85°C
Storage Temperature	Ts	-55° C to +150° C

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

#### Notes:

1. Exceeding these rating may cause permanent damage, functional operation under these conditions is not implied.

DC Characteristics: VDD =  $5.0V \pm 5\%$ , VSS = 0V, TA =  $-40^{\circ}$ C to  $+85^{\circ}$ C Industrial,  $0^{\circ}$ C to  $+70^{\circ}$ C Commercial


Parameter	Symbol	Min.	Max.	Unit
Input High Voltage	Viн	2.0	VDD + 0.3	v
Input Low Voltage	VIL	-0.3	0.8	v
Input Leakage Current (VIN = 0 to VDD), Input Only Pins, A0-A6, ¢2, CS1, CS2, R/W, RES, RS)	lin		±1.0	μA
Three-State, Leakage Current (VIN = 0.4 to 2.4V), D0-D7, IRQ	Ιτςι		±10.0	μA
Input High Current (VI∺ = 2.4V), Peripheral Inputs with Pullups, PA0-PA7, PB0-PB7	Iн	-200		μA
Input Low Current (VIL = 0.4V), Peripheral Inputs with Pullups, PA0-PA7, PB0-PB7	liL .	<u></u>	1.6	mA
Output Low Voltage (IoL = 3.2 mA), D0-D7, PA0-PA7, PB0-PB7, IRQ	Vol		0.4	V
Output High Voltage (ΙοΗ = -200 μA), D0-D7, PA0-PA7, PB0-PB7, IRQ	Voн	2.4		v
Output High Current (Sourcing) (Vон = 1.5V, Direct Transistor Drive), PB0-PB7	ЮН	-3.0		mA
Supply Current         f = 1 MHz           (No Load)         f = 2 MHz           f = 3 MHz         f = 4 MHz	IDD IDD IDD IDD		2.0 4.0 6.0 8.0	mA mA mA mA
Power Dissipation (Inputs = VSS or VDD, No Loads), Operating (VDD = 5.25V, f = 1 MHz) Standby (Static)	PD PDSB		11.0 100	mW μW
Input Capacitance (f = 1 MHz)	CIN		5.0	pF
Output Capacitance (f = 1 MHz)	COUT		10.0	pF

#### AC Characteristics—Processor Interface Timing: VDD = $5.0V \pm 5\%$ , Vss = 0V, TA = $-40^{\circ}$ C to $+85^{\circ}$ C

Industrial 00 C to 1700 C Com	moroial		F								-
Industrial, 0° C to +70° C Com	nercial		G65S	C32-1	G65S	C32-2	G65S	C32-3	G65S		
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Cycle Time		tCYC	1000		500	-	330	_	250	_	nS
Phase 2 Pulse Width High		tрwн	470	_	240		160	-	120	_	nS
Phase 2 Pulse Width Low		tPWL	470	—	240		160	-	120	-	nS
Phase 2 Transition		tR,F	—	30	-	30	—	30	_	30	nS
Read Timing (Figure 1)						,					
Select, R/W Setup		tACR	160		90		65	-	45	-	nS
Select, R/W Hold		tCAR	0		0	-	0	-	0		nS
Data Bus Delay		tCDR		320		190	-	130	-	90	nS
Data Bus Hold		tHR	10		10	_	10	-	10	_	nS
Peripheral Data Setup		<b>t</b> PCR	300	_	150		110	-	75	-	nS
Write Timing (Figure 2)											
Select R/W Setup		tACW	160		90		65		45	_	nS
Select, R/W Hold		tCAW	0	_	0	-	0	-	0	-	nS
Data Bus Setup		tDCW	195		90	_	65	-	45	-	nS
Data Bus Hold		tHW	10	_	10	-	10	-	10		nS
	Port A) Port B)	tCPW		1000 1000		500 500	_	330 330	-	320 250	nS



#### **Timing Diagrams**









Figure 2. Write Timing

**Test Load** 



#### **Interface Signals**

#### Input Clock ( $\phi$ 2)

The Input Clock consists of a system  $\phi$ 2 clock source. This clock can be either a low level clock (V<sub>IL</sub> < 0.4, V<sub>IH</sub>>2.4) or a high level clock (V<sub>IL</sub> < 0.2, V<sub>IH</sub> = V<sub>DD</sub> + 0.3 "or" V<sub>DD</sub> - 0.2).

#### Reset (RES)

During system initialization a Logic "0" on the RES input will cause all four I/O registers to be zeroed. This in turn will cause all lines within the I/O bus to serve as inputs. This arrangement protects external components from possible damage and/or erroneous data being written during system configuration under software control. Also, the Data Bus Buffers are placed in an Off-State during any RES. Interrupt capability is disabled during RES. The RES signal must be held low for a minimum of one clock period during a RES function.

#### Interrupt Request (IRQ)

The IRQ output signal is derived from the Interrupt Control Logic, and is normally in the high state (Logic "1"). When in the low state (Logic "0"), IRQ indicates an interrupt exists within the G65SC32. This interrupt output may be activated (Logic "0") by a logical transition on line PA7 of peripheral I/O Bus A, or by timeout of the Interval Timer. Interrupt Request is an open-drain output, thus allowing several units to be wire-ORed to a common microprocessor IRQ input pin.

#### Data Bus (D0-D7)

The G65SC32 contains eight bidirectional data lines (D0-D7) for transfer of data to and from the microprocessor. The Data Buffer is active during a Read operation, and is held in the Off-State during all other operations.

#### Read/Write (R/W)

The R/ $\overline{W}$  signal is generated by the microprocessor and is used to control the transfer of data to and from the G65SC32. When R/ $\overline{W}$  is in the high state (Logic "1"), the microprocessor is allowed to read data from the G65SC32. Conversely, when R/ $\overline{W}$  is in the low state (Logic "0"), the microprocessor may write data to the G65SC32. Read/Write functions must always be preceded by proper addressing.

#### Peripheral Data Ports (PA0-PA7 and PB0-PB7)

The G65SC32 contains two 8-bit peripheral I/O Ports...Port A (lines PA0-PA7) and Port B (lines PB0-PB7). An important feature of the G65SC32 is that each peripheral port bus line is individually programmable as either an input or an output. Data flow direction may be selected on a line-by-line basis with intermixed input and output lines within the same port. This feature is accomplished by the Data Direction Registers. When a "0" is written to any bit position of the Data Direction Register (DDRA or DDRB), the corresponding line will be programmed as an input. Likewise, when a "1" is written into any bit position of DDRA or DDRB, the corresponding data line will serve as an output.

When an I/O Port line has been programmed as an input and its Output Register (ORA or ORB) is read by the microprocessor, the TTL level on the I/O Port line will be transferred to the Data Bus (D0-D7). When programmed as outputs, the I/O Port lines will reflect data as written by the microprocessor into the Output Registers. I/O Port line PA7 also serves an Edge Sense Interrupt function as described in the following sections.

Address and Select Lines (A0-A6, RS, CS1 and CS2) Address lines A0-A6 serve to address the RAM, I/O Registers, Timer and Flag Register. CS1 and  $\overline{CS2}$  are used to select (enable access to) the G65SC32.

#### **Functional Description**

In reference to the Block Diagram on page one, the G65SC32 is shown to consist of four basic functions; that is, RAM, I/O, Timer and Interrupt Control. RAM interfaces directly with the microprocessor by way of the Data Bus and Address Lines. The peripheral I/O functions consist of two 8-bit I/O Ports. Each port is supported by a Data Direction Register and an Output Register.

#### RAM (128 Bytes, 1024 Bits)

Within the G65SC32 is a 128 X 8 bit static RAM. This RAM is used as a scratch pad or special data buffer, and is addressed by A0-A6 (Byte Select), RS, CS1 and CS2.

#### Peripheral I/O Port Registers

The peripheral I/O Port Registers consist of two Data Direction Registers and two data Output Registers. The Data Direction Register (A and B) controls the direction of data into and out of the peripheral I/O Ports as described under the Peripheral Data Ports Section above. The voltage level on any I/O Port line which has been programmed as an output, is determined by the corresponding bit in the Output Register (ORA or ORB).

During a peripheral Read operation over I/O Port A, data is read directly from the I/O Port bus (PA0-PA7). During this Read operation, should a particular PA line be programmed as an output, data transferred into the microprocessor will be identical to the corresponding data in Output Register A providing that line loading is such that the line voltage is  $\ge$ 2.4 volts for a Logic "1", and  $\le 0.4$  volts for a Logic "0". Under severe loading conditions where these voltage limits cannot be guaranteed, the resulting Read operation may not match the contents of Output Register A.

The output buffer which services I/O Port B (PB0-PB7) is different from the buffers for I/O Port A. The buffers for Port B are push-pull devices capable of sourcing 3 mA at 1.5 volts. This allows these lines to directly drive transistor circuits. To ensure valid data will be read during a peripheral Read operation, I/O Port B contains logic which allows the microprocessor to read the contents of Output Register B instead of reading directly from the Port B data bus.

#### **Interval Timer**

Figure 3 shows the three basic functions of the Interval Timer section. These functions include: a preliminary divide-down register, a programmable 8-bit register, and all necessary interrupt logic.




Figure 3. Basic Functions of Interval Timer

The Interval Timer can be programmed to count up to 256 time intervals. Each time interval can be selected as 1T, 8T, 64T, or 1024T increments, where T is the system clock ( $\phi$ 2) period. When a full interval count has been reached, the interrupt flag is set to the Logic "1" state. Once the flag has been set, the internal clock starts counting down at a 1T rate to a maximum count of -255T. This arrangement allows the user to read the counter and thus determine the elapsed time since the interrupt was set.


The G65SC32's internal Data Bus is used to transfer data to and from the Interval Timer. For example, if a count of 52 time intervals is desired, the pattern 00110100 would be put on the Data Bus and written into the Interval Time Register, During the time when data is being written into the Interval Timer, timing intervals 1,8,64 and 1024T are decoded from address lines A0 and A1. During Read and Write operations, address line A3 controls the interrupt capability of IRQ. That is, when A3=1, IRQ is enabled. When A3=0, IRQ is disabled. In either case, when timeout occurs, bit 7 of the Interrupt Flag Register is set. This flag is cleared when the Timer register is either read to or written from by the microprocessor. When IRQ is enabled by A3 and an interrupt occurs, IRQ will go low. Should the Timer be read prior to the interrupt flag being set. the number of remaining time intervals will be read, i.e., 51, 50, 49, etc.

Once the Timer has counted down to 0000000, an interrupt will occur on the next count time which will result in the Timer reading 1111111. Following the interrupt, the Timer registers decrements at a divide by "1" rate of the clock system. After interrupt, should the Timer read a value of 11100100, then the time since the last interrupt is 28T. The value read is in two's complement as follows:

Value read = 11100100 Complement = 00011011 Add 1 = 00011100 = 28Τ (28 φ2 clock periods)

Thus, to arrive at the total elapsed time since the Timer count was originally program set, simply perform a two's complement of the Timer value and add this to the original time value written into the Timer. For example, assume the original time written was 00110100 (=52). With a divide-by-8T, total time to interrupt would be (52 X 8) + 1 = 417T. In this case, total elapsed time would then be 416T + 28T = 444T, assuming the value read after interrupt was 11100100.

Following an interrupt, whenever the Timer is read or written the interrupt is reset. However, should the Timer be read at the same time the interrupt occurs, the interrupt flag will not reset. Figure 4 is an example of Timer Interrupt Timing.






- 1. Data written into Interval Timers: 00110100 = 5210
- 2. Data in Interval Timer: 000110100 =  $25_{10}$ i.e., 52 -  $\frac{213}{8}$  - 1 = 52 - 26 - 1 = 25
- 3. Data in Interval Timer: 00000000 =  $0_{10}$ i.e., 52 -  $\frac{415}{8}$  - 1 = 52 - 51 - 1 = 0
- Interrupt occurred at φ2 clock pulse number 416 Data in Interval Timer = 11111111
- 5. Data in Interval Timer: 10101100 Two's complement: 01010100 = 84<sub>10</sub> Therefore, 84 + (52 x 8) = 500<sub>10</sub>

When reading the timer following an interrupt, address line A3 must be low such that  $\overline{IRQ}$  will be disabled. This procedure prevents future interrupts until a future Write operation has occurred.

#### Interrupt Flag Register

The Interrupt Flag Register consists of two bits ... the Timer interrupt flag (bit 7) and the PA7 Edge Sense Interrupt flag (bit 6). Whenever a Read operation is performed on the Interrupt Flag Register, the two bits are transferred to the microprocessor via the internal Data Bus. Figure 5 shows the Interrupt Flag Register bit configuration.





It should be noted that the PA7 flag is cleared when the Interrupt Flag Register is read. Also, the Timer flag is cleared when the Timer is either read or written.

#### Addressing

The G65SC32 is addressed by way of the 7-bit Address Bus (A0-A6), the  $\overline{RS}$  input, and the two Chip Select inputs (CS1 and CS2). To address the RAM, CS1 must be high with  $\overline{CS2}$  and  $\overline{RS}$  must be high with  $\overline{CS2}$  and  $\overline{RS}$  must be high with  $\overline{CS2}$  and  $\overline{RS}$  must be high with  $\overline{CS2}$  advector  $\overline{CS2}$  and  $\overline{RS}$  must be high with  $\overline{CS2}$  advector  $\overline{CS2}$  and  $\overline{RS}$  must be high with  $\overline{CS2}$  advector  $\overline{CS2}$  and  $\overline{RS}$  must be high with  $\overline{CS2}$  advector  $\overline{CS2}$  and  $\overline{RS}$  must be high with  $\overline{CS2}$  advector  $\overline{CS2}$  must be high and  $\overline{CS2}$  must be low. The  $\overline{RS}$  input is used to distinguish between the RAM and the I/O — Interval Timer Sections. When  $\overline{RS}$  is low, RAM is addressed. When  $\overline{RS}$  is high, the I/O — Interval Timer and I/O, address line A2 is used. With A2 high, the Interval Timer is accessed. Table 1 provides addressing requirements for the G65SC32.

#### Edge Sense Interrupt

In addition to its use as a peripheral I/O line, PA7 can also function as an Edge Sense Interrupt input. In the interrupt mode, an active transition on line PA7 will set the internal interrupt flag (bit 6 of the Interrupt Flag Register). When this occurs, providing the PA7 interrupt has been enabled, the IRQ output will go low.

Control of the PA7 edge detection logic is accomplished by a Write operation to one of four addresses. The data lines for this Write operation are "don't care" and the addresses to be used can be found in Table 1.

Setting the internal interrupt flag by an active transition on PA7 is always enabled, independent of whether PA7 is set up as an input or output by the Data Direction Register.

The Reset signal (RES) will disable the PA7 interrupt and at the same time set the active transition logic to the negative edgedetect state. During the RES operation, the interrupt flag may

Address Decoding

be set by a negative transition of PA7. This being the case, it may therefore be necessary to clear the interrupt flag prior to being enabled for its normal use as an edge detecting input. This special Reset can be achieved by reading the Interrupt Flag Register.

#### I/O Register—Timer Addressing

Table 1 provides the address decoding for all internal functions and Timer programming. Address line A2 distinguishes the I/O registers from the Timer. When A2 is low and  $\overline{RS}$  is high, the I/O registers are addressed. Once the I/O registers are addressed, address lines A1 and A0 may be used to address the desired register.

With A2 high and  $\overline{RS}$  high, the Timer is selected, and address lines A1 and A0 are available to decode the "divide-by" matrix as defined in Table 1. Address line A3 is used to enable the interrupt flag to the IRQ output.

Operation	RS	R/W	A4	A3	A2	A1	A0
Write RAM Read RAM	0	0	_	=	_	=	_
Write Output Reg A Read Output Reg A	1	0 1	_	_	0	0 0	0 0
Write DDRA Read DDRA	1	0 1	_	_	0 0	0 0	1
Write Output Reg B Read Output Reg B	1	0 1	_	_	0 0	1	0 0
Write DDRB Read DDRB	1	0	_	_	0 0	1	1
Write Timer	1 1 1 1	0 0 0 0 1	1 1 1	(a) (a) (a) (a) (a)	1 1 1 1	0 0 1 1	0 1 0 1 0
Read Interrupt Flag Write Edge Detect Control	1	1			1	(b)	1 (c)

#### Table 1. G65SC32 Address Decoding

Notes: — = Don't Care, "1" = High Level ( $\ge 2.4V$ ), "0" = Low Level ( $\le 0.4V$ )

(a) A3 = 0 to Disable Interrupt from Timer to IRQ

A3 = 1 to Enable Interrupt from Timer to IRQ

(b) A1 = 0 to Disable Interrupt from PA7 to  $\overline{IRQ}$ 

A1 = 1 to Enable Interrupt from PA7 to IRQ


(c) A0 = 0 for Negative Edge-Detect

A0 = 1 for Positive Edge-Detect



G65SC32


#### **Application Diagram**



#### Pin Function Table

A0-A6	Address Bus	RS	Function Select
D0-D7	Data Bus	R∕₩	Read/Write
PA0-PA7	Peripheral I/O Port A	RES	Reset
PB0-PB7	Peripheral I/O Port B	IRQ	Interrupt
φ2	Phase 2 Internal Clock	VDD	Power Supply (+5V)
CS1/CS2	Device Select	Vss	Internal Logic Ground

#### **Pin Configuration**



#### **Ordering Information**

		G 65SC32	<u>P I -2</u>
Description			
C-Special C	G—Standard		
Product Identi	fication Number		
Package			
P-Plastic C-Ceramic D-Cerdip	E—Leaded Chip Carrier L—Leadless Chip Carrier X—Dice		
Temperature/I	Processing		
	to +70° C, ± 5% P.S. Tol. to +85° C, ± 5% P.S. Tol.	$\begin{array}{l} S - & 0^{\circ}C \ to \ +70^{\circ}C, \pm \ 10\% \ P.S. \ Tol. \\ W - \ -40^{\circ}C \ to \ +85^{\circ}C, \pm \ 10\% \ P.S. \ Tol. \end{array}$	
Performance [	Designator		
Designators se	elected for speed and power	specifications	
—1 1MHz —2 2MHz	—3 3 MHz —4 4 MHz		



# G65SC37

## **Microcircuits**

## CMOS Timing and Keyboard/Display Interface (TKDI)


#### Features

- Advanced CMOS design for low power consumption
- Comprehensive Keyboard/Display Interface within a single chip
- Interface compatible with any 6500 or 6800 series microprocessor
- Internal Keyscanner and Display RAM
- Automatically scans and stores the status of up to 64 keys or switches
- Provides multiplex matrix drive for up to 64 display indicators (LEDs)
- Internally generated Real Time Clock, 10-Millisecond Interrupt and 1-Second Watch Dog Timer signals
- Provides detection, enabling, polling and servicing of up to three external interrupt signals
- Single +5 volt power supply
- Available in 68 pin PLCC package

#### General Description

GTE Microcircuits' G65SC37 Timing and Keyboard/Display Interface (TKDI) circuit provides a highly versatile interface between a keyboard and/or display unit and any 6500 or 6800 series microprocessor. The G65SC37 is manufactured using GTE's Advanced CMOS technology for low power consumption and precise data handling. The G65SC37 is a multifunction device. It provides automatic scanning of a matrix of up to 64 keys or switches, storing the status of each key into an internal Keyboard RAM. An internal Display RAM allows multiplex driving for an array of up to 64 display LED indicators. Internal Interrupt Control Logic provides for the polling and servicing of up to three external interrupts, plus an internal Real Time Clock interrupt. Internally generated timing signals consist of a Real Time Clock, 10-Millisecond Interrupt and a One-Second Watch-Dog Timer. A pin-select input clock feature allows the TKDI to operate from an external input clock frequency of either 1 MHz or 2.048 MHz. For new and future system designs, the G65SC37 TKDI is the ideal single-chip solution for keyboard/ display applications.

#### **Block Diagram**



### **ADVANCE INFORMATION**









# G65SC51

## **Microcircuits**

## **CMOS Asynchronous Communications Interface Adapter**


#### **Features**

- · CMOS process technology for low power consumption
- 15 programmable baud rates (50 to 19,200 baud)
- External 16X clock input for nonstandard baud rates to 125,000 baud
- Programmable interrupt and status registers
- Full-duplex or half-duplex operating modes
- · Selectable 5, 6, 7, 8 or 9 bit transmission rates
- Programmable word length, parity generation and detection, and number of stop bits
- Programmable parity options—odd, even, none, mark or space
- · Includes data set and modem control signals
- False start bit detection
- Serial echo mode
- Four operating frequencies-1, 2, 3 and 4 MHz
- Available in 28-pin DIP or PLCC package

#### **Block Diagram**

#### General Description

The GTE G65SC51 is an Asynchronous Communications Interface Adapter which offers many versatile features for interfacing 6500/6800 microprocessors to serial communication data sets and modems. The G65SC51's most significant feature is its internal baud rate generator, allowing programmable baud rate selection from 50 to 19,200 baud. This full range of baud rates is derived from a single standard 1.8432 MHz external crystal. For non-standard baud rates up to 125,000 baud, an external 16X clock input is provided. In addition to its powerful communications control features, the G65SC51 offers the advantages of GTE's leading edge CMOS technology, i.e., increased noise immunity, higher reliablity, and greatly reduced power consumption.



#### Absolute Maximum Ratings: (Note 1)

Rating	Symbol	Value
Supply Voltage	VDD	-0.3V to +7.0V
Input Voltage	VIN	-0.3V to VDD + 0.3V
Operating Temperature	TA	-40°C to +85°C
Storage Temperature	Ts	-55° C to +150° C

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum ratings.

#### NOTES:

1. Exceeding these ratings may cause permanent damage, functional operation under these conditions is not implied.

Parameter	Symbol	Min.	Max.	Unit
Input High Voltage (Except XTAL1)	Viн	2.0	VDD + 0.3	V
Input High Voltage (XTAL1 only)	VIHX	3.1		V
Input Low Voltage (Except XTAL1)	VIL	-0.3	0.8	V
Input Low Voltage (XTAL1 only)	VILX		1.9	V
Input Leakage Current (VIN = 0 to VDD), Input Only Pins	lin		±1.0	μA
Three-State Leakage Current, (VIN = 0.4 to 2.4V)	ITSI		±10.0	μA
Output Low Voltage (IOL = 3.2mA)	VOL		0.4	V
Output High Voltage (IOH = -200 µA)	Voн	2.4		V
Supply Current         f = 1 MHz           (No Loads)         f = 2 MHz           f = 3 MHz         f = 4 MHz	IDD IDD IDD IDD IDD		2.0 4.0 6.0 8.0	mA mA mA mA
Power Dissipation (Inputs = Vss or VDD, No Loads), Operating (VDD = 5.5V, f = 1 MHz) Standby (Static)	PD PDSB		11.0 300	mW μW
Input Capacitance (f = 1 MHz)	Cin		5.0	рF
Output Capacitance (f = 1 MHz)	COUT		10.0	рF

#### AC Characteristics—Processor Interface Timing: VDD =5.0V ± 5%, VSS = 0V, TA = -40° C to +85° C Industrial, 0° C to +70° C Commercial

						0°C to +70°C Commercial					
		G65S	C51-1	G65S	C51-2	G65S	C51-3	G65SC51-4			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
Cycle Time	tcyc	1000	-	500		330	-	250	-	nS	
Phase 2 Pulse Width High	tPWH	470	-	240	-	160		120	-	nS	
Phase 2 Pulse Width Low	tPWL	470		240		160		120	_	nS	
Phase 2 Transition	tR,F		30	-	30	- 1	30	—	30	nS	
Read Timing											
Select, R/W Setup	tACR	160	_	90	—	65	—	45		nS	
Select, R/W Hold	tCAR	0	-	0	-	0		0	-	nS	
Data Bus Delay	tCDR	-	320	-	190	-	130		90	nS	
Data Bus Hold	tHR	10	-	10	-	10	—	10	_	nS	
Write Timing	,										
Select R/W Setup	tacw	160	-	90	-	65	-	45	-	nS	
Select, R/W Hold	t, R/W Hold tCAW 0 - 0 -			0	-	0	-	nS			
Data Bus Setup	tDCW	195	_	- 90 -		65	-	45		nS	
Data Bus Hold	tHW	10	-	10	-	10	-	10	-	nS	


							mercial				
		G655	C51-1	G65SC51-2		G65SC51-3		G65SC51-4		]	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
Transmit/Receive Clock Cycle Time <sup>(1)</sup>	tccy	400		400	_	400	_	400	-	nS	
Transmit/Receive Clock High Time	tсн	175	-	175	-	175	-	175		nS	
Transmit/Receive Clock Low Time	tCL	175	-	175		175	-	175	-	nS	
XTAL 1 to TxD Propagation Delay	tDD	-	500		500		330	_	250	nS	
Propagation Delay (RTS, DTR)	tDLY	-	500	-	500		330	- 1	250	nS	
IRQ Propagation Delay (Clear) <sup>(2)</sup>	tiRQ	-	500	—	500	_	500	_	500	nS	

### AC Characteristics—Transmit/Receive Timing: VDD =5.0V ± 5%, VSS = 0V, TA = -40° C to +85° C Industrial,

1. The baud rate with external clocking is: Baud Rate =  $\frac{1}{16 \times 1000}$ 

2. Propagation Delay is a function of external RC time constant.

#### **Timing Diagrams**









Figure 2. Write Timing

NOTE: Voltage levels shown are VIL  $\leqslant$  0.4V, VIH  $\geqslant$  2.4V.



#### **Timing Diagrams (Continued)**



#### Signal Description (Microprocessor Interface)

#### Reset (RES)

Reset clears all internal registers during system initialization.

#### Interrupt Request (IRQ)

The Interrupt Request ( $\overline{IRQ}$ ) output signal is generated by the Interrupt Control Logic.  $\overline{IRQ}$  is normally held to a high level and goes low when an interrupt occurs.  $\overline{IRQ}$  is an open-drain output, thus allowing the  $\overline{IRQ}$  signal to be wire-ORed to a common microprocessor Interrupt input line.

#### Read/Write (R/W)

The R/W signal is generated by the microprocessor and is used to control the transfer of data between the G65SC51 and the microprocessor. When R/W is in the high state (Logic 1) and the chip is selected, data is transferred from the G65SC51 to the microprocessor (Read operation). Conversely, when R/W is in the low state (Logic 0), data is transferred from the processor to the G65SC51 (Write operation).

#### Input Clock ( $\phi$ 2)

The  $\phi$ 2 clock is used to trigger all data transfers between the microprocessor and the G65SC51.

#### Data Bus (DB0-DB7)

The eight bidirectional Data Bus lines are used to transfer data between the G65SC51 and the microprocessor. During a Read operation, data is transferred from the G65SC51 to the microprocessor. During a Write operation, the Data Bus lines serve as high impedance inputs over which data is transferred from the microprocessor to the G65SC51. The Data Bus lines are in the high impedance state when the G65SC51 is unselected.

#### Chip Select (CS0, CS1)

The two Chip Select lines are normally connected to the processor address lines either directly or through decoders. To access a selected G65SC51, CS0 must be high (Logic 1) and CS1 must be low (Logic 0).

#### **Register Select (RS0, RS1)**

The two Register Select lines are normally connected to the processor address lines. This allows the processor to select the various G65SC51 internal registers. Refer to Table 1 for internal register select coding.

RS1	RS0	Write	Read					
0	0	Transmit Data Register	Receiver Data Register					
0	1	Programmed Reset (Data is "Don't Care")	Status Register					
1	0	Comm	and Register					
1	1	Contr	ol Register					

Table 1. Register Select Coding

Note that only the Command and Control Registers can be accessed during both Read and Write operations. Programmed Reset operation does not cause data transfer, but is used to clear (reset) all G65SC51 internal registers. Programmed Reset is used in a slightly different way as compared to the hardware Reset (RES). These differences are described under each individual register description.

#### Signal Description (Communications Interface)

#### Transmit Data (TxD)

TxD is an output line used to transfer NRZ (Non-Return-to-Zero) data to a modem. The LSB (Least Significant Bit) of the Transmit Data Register is the first data bit transmitted. The rate of data transmission (baud rate) is determined by the selected baud rate.

#### Receive Data (RxD)

RxD is an input line used to receive NRZ input data from a modem. The LSB is always the first data bit received. Received data will always be at the G65SC51's internally programmed baud rate or the baud rate of an externally generated receiver clock. The baud rate is a selection which is made by programming the Control Register. See Figure 6, Control Register Format.

#### **Receive Clock (RxC)**

RxC serves as a bidirectional "pin" which can be either the 16X Clock Input or the receiver 16X Clock Output. The 16X Clock Output mode results if the internal baud rate generator is selected for External Receiver Clocking. See Figure 6, Control Register Format.

#### Request to Send (RTS)

RTS is an output line used as a control function to the modem. The state of RTS is determined by the contents of the Command Register. Refer to Figure 7, Command Register Format.

#### Data Carrier Detect (DCD)

DCD is an input line used to indicate carrier-detect output status from the modem. A low level indicates the modem carrier signal is present, and a high level indicates the modem carrier signal is not present. DCD is a high impedance input and must not be used as a no-connect. That is, if unused, this pin must be driven high or low, but not switched.

NOTE: If Command Register Bit 0 is a high (Logic 1) and a change of state on  $\overline{DCD}$  occurs,  $\overline{IRQ}$  will be set, and the Status Register Bit 5 will reflect the new level. The state of  $\overline{DCD}$  does not affect Transmitter operation, but must be low (Logic 0) for the Receiver to operate.

#### Clear to Send (CTS)

CTS is an input used to control Transmitter operation. The Transmitter is enabled when CTS is low (Logic 0), and is automatically disabled when CTS is high (Logic 1).

#### Data Terminal Ready (DTR)

DTR is an output line used to indicate G65SC51 status to the modern, and is controlled by the processor via Bit0 of the Command Register. DTR low (Logic 0) indicates the G65SC51 is enabled, while DTR high (Logic 1) indicates the device is disabled.

#### Data Set Ready (DSR)

DSR is an input line used to indicate modem status to the G65SC51. DSR low (Logic 0) indicates the modem is "ready", while a high (Logic 1) indicates the modem is in a "not ready" state. Like DCD, DSR is a high impedance input and must not be used as a no-connect. If unused, this line must be driven either high or low, but not switched.

NOTE: If Command Register Bit <u>0</u> is high (Logic 1) and a change of state on DSR occurs, IRQ will be set, and Status Register Bit 6 will reflect the new level. The state of DSR does not affect either Transmitter or Receiver operation.





Figure 7. Command Register Format

#### External Crystal Pins (XTAL1, XTAL2)

These two crystal pins are normally used to connect an external crystal (1.8432 MHz) to the internal baud rate generator. This crystal is used to derive the full range of available baud rates. For nonstandard baud rates, an externally generated clock may be connected to the XTAL1 pin. In this case, the XTAL2 pin must float.

#### **Internal Functions**

Figure 8 shows the Transmitter/Receiver sections of the G65SC51. Bits 0-3 of the Control Register are used to select the "divisor" which in turn generates the selected baud rate for the Transmitter. Should the Receiver clock be using the same baud rate as the Transmitter, then RxC becomes an output pin and can be used to slave other circuits to the G65SC51.





#### **Control Register**

The Control Register selects the various operating modes for the G65SC51. Note that the Baud Rate Generator, word length, number of stop bits and the Receiver Clock Source are all controlled by the Control Register. Refer to Figure 6, Control Register Format, for detailed operation and programming information.

Command	Register
---------	----------

The Command Register is used to control Transmit/Receive functions. Refer to Figure 7, Command Register Format, for detailed operation and programming information.

#### **Transmit and Receive Data Registers**

The Transmit and Receive Data Registers are used as temporary data storage within the G65SC51. Transmit Data Register characteristics are as follows:

- · Bit 0 is always the leading bit during any transmission.
- Unused data bits are always the high-order bits in the data word. These unused high-order bits are "don't care" during data transmission.


Receive Register characteristics are as follows:

- Bit 0 is always the leading bit received.
- Unused data bits are always the high-order bits and are "zeros" for the receiver.
- Parity bits are not stored in the Receive Register. The parity bits are stripped off after being used for external parity checking. Therefore, received data in the Receive Data Register will have all parity and unused high-order bits as "zeros."

Figure 9 shows an example of a transmitted or received data word which contains eight data bits, a parity bit and a single stop bit.

#### **Status Register**

The Status Register indicates to the processor the status of various G65SC51 functions. Refer to Figure 10 for detailed Status Register operation and programming information.



#### Figure 9. Serial Data Stream Example


7	6	5	4	3	2	1	0				
Τ		Τ	Τ	Т	Τ	Τ	Г	STATUS	SET BY	CLEARED BY	
							L	Parity Error*	0 = No Error 1 = Error	Self Clearing**	*NO INTERRUPT GENERATED FOR THESE CONDITIONS *CLEARED AUTOMATICALLY AFTER A READ OF RDR AND THE NEXT ERROR-FREE RECEIPT OF DATA.
						L	 	Framing Error*	0 = No Error 1 = Error	Self Clearing**	
					L		 	Overrun*	0 = No Error 1 = Error	Self-Clearing**	HARDWARE RESET 0 1 0 0 0 PROGRAM
				L			 	Receive Data Register Full	0 = Not Full 1 = Full	Read Receive Data Register	
			L				 	Transmit Data Register Empty	0 = Not Empty 1 = Empty	Write Transmit Data Register	
		L	-				 -	DCD	0 = <u>DCD</u> Low 1 = DCD High	Not Resettable Reflects DCD State	Figure 10. Status Register Format
	L							DSR	0 = <u>DSR</u> Low 1 = DSR High	Not Rese <u>ttable</u> Reflects DSR State	
L							 	ĪRQ	0 = No Interrupt 1 = Interrupt	Read Status Register	

#### **Pin Function Table**

CS0, CS1	Chip Select
RES	Reset
φ2	Input Clock
R∕₩	Read/Write
IRQ	Interrupt Request
RS0, RS1	Register Selects
XTAL1, XTAL2	Crystal Inputs
TxD	Transmit Data
RxD	Receive Data

RxC	Receive Clock
RTS	Request to Send
CTS	Clear to Send
DTR	Data Terminal Ready
DSR	Data Set Ready
DCD	Data Carrier Detect
DB0-DB7	Data Bus
VDD	Positive Power Supply (+5.0 volts)
Vss	Internal Logic Ground

#### **Pin Configuration**



	REG	CS1	š	Vss	R/N	Şφ	DRI	
	<b>∫</b> ₅	e	2	-	28	27	97 25	
RxC	3			•			25	DB7
XTAL1	6						24	DB6
XTAL2	7						23	DB5
RTS	8		G	65S	C51	l –	22	DB4
CTS	9						21	DB3
TxD	10						20	DB2
DTR	<sup>11</sup> ₽	13	14	15	16	17	° <sup>19</sup>	DB1
	RxD	RSO	RS1	VDD	DCD	DSR	DBO	•

-

**WA** (= 0

#### **Ordering Information**

°C, ± 10% P.S °C, ± 10% P.S	

1	1MHz	3	3 MHz
-2	2 MHz	-4	4 MHz



# G65SC150

## **Microcircuits**

# CMOS Communications Terminal Unit (Telecommunication Microcomputer)

#### Features

- Generates signals compatible with switched telephone networks or packet switched data networks
- Provides Dial Pulse (DP), Dual Tone Multi-Frequency (DTMF), and 0-600 baud modem signaling capabilities
- Low power mode (300  $\mu A)$  enables telephone line-powered operation
- External microprocessor address and data bus facilitates memory and I/O expansion
- On-chip memory: 2K bytes ROM 64 bytes RAM
- Standard DTMF and modem frequencies can be generated which are accurate to ±1.0% with a 3.58 MHz crystal
- Two sine wave generators
- 6800 and 6500 bus compatibility
- Utilizes G65SC00 microprocessor as CPU
- 27 TTL compatible I/O lines
- · Bus expandable to address 65K bytes of external memory
- Single +5 volt power supply
- Available in 68-pin chip carriers


#### **General Description**

The GTE G65SC150 Communications Terminal Unit (CTU) is a single chip telecommunications microcomputer manufactured using stateof-the-art silicon gate CMOS process technology, which is optimized for telephone line signaling and data transmission applications. A functional block diagram is shown which illustrates the major system functions that are included on the integrated circuit.

The CTU uses the GTE G65SC00 8-bit microprocessor which executes the complete G65SC00 series instruction set. With 2K bytes of ROM and 64 bytes of RAM, the CTU operates as a single-chip microcomputer.

The internal bus interconnects all microcomputer functions. The address and data bus buffers permit expansion of ROM, RAM and memory mapped I/O using the full 65K addressing space of the microprocessor. A peripheral mode is available for use with multiprocessor systems. A test and prototyping mode switches internal ROM addresses to external access. An on-chip oscillator may be driven by an external clock source.

The telecommunications interface circuitry consists of a timer, row/receive counter, column/transmit counter and dual sine wave generators. In addition, 27 general purpose I/O lines can be used for keyboard, telephone Dial Pulse (DP) signaling, phone line control, and other peripheral devices.



#### Absolute Maximum Ratings: (Note 1)

Rating	Symbol	Value	Unit
Supply Voltage	VDD	-0.3 to +7.0	v
Input Voltage	VIN	-0.3 to VDD + 0.3	v
Operating Temperature	TA	-40 to +85	°C
Storage Temperature	Ts	-65 to +150	°C
Regulated Voltage	VREG	-0.3 to VDD + 0.3	V

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

Notes:

1. Exceeding these ratings may result in permanent damage. Functional operation under these conditions is not implied.

#### DC Characteristics: All signals except TXC/DTMF, Vdd = 5.0V $\pm$ 10% unless otherwise stated, TA = -40°C to +85°C

Parameter	Symbol	Min	Max	Units
Input High Voltage CLK (IN) All Other Inputs	Viн	2.4 2.0	VDD + 0.3 VDD + 0.3	V V
Input Low Voltage CLK (IN) All Other Inputs	VIL	-0.3 -0.3	0.4 0.8	V V
Output High Voltage Address, Data, R/W (I $\Theta$ H = -100 $\mu$ A) Peripheral I/O Option B (I $\Theta$ H = -10 $\mu$ A) Option C (I $\Theta$ H = -200 $\mu$ A) Option D (I $\Theta$ H = -1.0mA)	Vон	2.4		V
Output Low Voltage (Io∟ = 3.2mA)	VOL		0.4	V
Input Leakage Current (Vin = 0 to VDD), No Pullup Option, RES, NMI, IRQ0, IRQ1, RDY, BE, CLK(IN)	lin		±1.0	μA
Three-State Leakage Current (Vin = 0.4 to 2.4V), I/O Ports	ITSI		±10.0	μA
Pull Down Current (Control Register Bit 5 = 0)	IPD		20	μA
Input Pullup Current (Inputs with Pullup Option), RES, NMI, IRQ0, IRQ1, RDY, BE	IPLP	-20.0		μA
Input High Current (Viн = 2.4V) Option A Option B Option C	he	0 -10 -200		μΑ μΑ μΑ
Input Low Current (VIL = 0.4V) Option B Option C	lı.		-100 -2.4	μA mA
Output Source Current (Vон = 1.5V) I/O Ports Option D	Юн	3.0		mA
Supply Current Standby Mode (No Clock, VDD = 3.0V) 4 MHz ( $\phi$ 2 = 10 KHz — Bus Off) 4 MHz ( $\phi$ 2 = 1 MHz — Bus Off) 4 MHz ( $\phi$ 2 = 1 MHz — Bus On) 8 MHz ( $\phi$ 2 = 2 MHz — Bus On)	dal		300 1 4 6 11	μA mA mA mA mA
Supply Current (VREG = VDD)	IREG		1.7	mA
Capacitance (ViN = 0V, TA = 25°C, F = 1 MHz) A0–A15, R/W, Data (Off State) All Other Signals	Cts Cin		15 10	pF pF

#### AC Characteristics: VDD = $5.0V \pm 10\%$ , TA = $-40^{\circ}$ C to $+85^{\circ}$ C


		1	MHz	21		
Parameter	Symbol	Min	Max	Min	Max	Units
Delay Time, CLK(IN) to $\phi$ 2(OUT)	tDCLK		100		100	nS
Delay Time, OSC(OUT) to $\phi$ 2(OUT)	tDOSC		75		75	nS
Cycle Time	tcyc	1.0	DC	0.50	DC	μS
Clock Pulse Width Low	tPW (φ2L)	470		240		nS
Clock Pulse Width High	tPW (φ2H)	470	—	240	_	nS
Fall Time, Rise Time	tr, tr	_	25		25	nS
Delay Time, $\phi$ 2(OUT) to $\phi$ 4(OUT)	tavs		250	-	125	nS
Address Valid to $\phi$ 4(OUT)	tAø4	50	_	25		nS
Address Hold Time	taн	10	_	10		nS
Access Time	tacc	695	—	340	- 1	nS
Read Data Hold Time	tohr	10		10		nS
Read Data Setup Time	tDSR	90		90	-	nS
Write Data Hold Time	tDHW	30		30	-	nS
Write Data Delay Time	tDDø4		200	-	110	nS
Processor Control Setup Time	tPCS	90	-	90	-	nS
Select, R/W Setup	tac	160	-	90	_	nS
Select, R/W Hold	tCA	0	-	0	-	nS
Data Bus Delay	tCDR		320	-	180	nS
Data Bus Hold	thR	10		10	-	nS
Data Bus Setup	tDCW	195		90	-	nS
Data Bus Hold	tHW	10	_	10	_	nS


#### AC Characteristics, TXC/DTMF Output: VREG = VDD, RL = $10K\Omega$ , VDD = 5.5V

Parameter	Symbol	Min	Тур	Max	Units	Conditions
Row Tone	Vor	303	340	382	mVrms	
Column and Transmit Tone	Voc	392	440	494	mVrms	
Pre-emphasis, DTMF High Group	РЕнв	1.0	2.0	3.0	dB	
DTMF Total Distortion	DIST			-25	dB	Total out-of-band power relative to sum of Row and Column fundamental power.
DTMF Single Frequency Distortion	DISs			-30	dB	0 to 3.4 KHz band. (Any spectral component.)
Idle Noise	VIDLE		1	-80	dB	

#### **Microcircuits**

#### **Timing Diagram**






- Notes: 1. Load = 100 pF.
  2. Voltage levels shown are VL < 0.4V, VH > 2.4V, unless otherwise specified.
  3. Measurement points shown are 0.8V and 2.0V, unless otherwise specified.

4. TAH measured at 1.5V.

### GIB

### G65SC150



#### **Signal Description**

#### **Microprocessor Signals**

Interrupt Request (IRQ0, IRQ1)-These TTL compatible signals (bidirectional, active low-two lines) request that an interrupt sequence begin within the microprocessor. The IRQ signals are sampled during  $d_2(OUT)$  operation. If the interrupt flag in the status register is zero, the current instruction is completed and the interrupt sequence begins when  $\phi^2(OUT)$  goes low. The program counter and processor status register are stored in the stack. The interrupt flag is set so that no other maskable interrupts occur. The program counter is loaded with the interrupt vector thereby transferring program control to an interrupt routine. Interrupt and vector addresses are shown in Figure 3. Note that this is a level sensitive input. As a result, another interrupt will occur as soon as the interrupt flag is cleared if IRQ remains low. No interrupt will occur when the interrupt flag is cleared and IRQ is high but was low prior to clearing the flag. Also note that these are bidirectional signals which are "wire-ORed" with both internal and external interrupt sources. The signals are decoded to form three separate interrupt vector addresses as shown in Figure 3. Since these signals are "wire-ORed" for both internal and external interrupts, the generation of internal interrupts will cause high and low logic level swings at the IRQ pins. As outputs, these signals serve to indicate that a specific internal interrupt has occurred. This being the case, caution should be used to prevent connecting these signals to external circuitry which could falsely respond to an internal interrupt condition.

Vector Address	Description	Comment
FFFE, F	Break	Software Interrupt
FFF8, 9	Row/Receive Counter	Pulls IRQ0 and IRQ1 Low
FFFA, B	External	IRQ1
FFFC, D	Timer/Counter	Pulls IRQ0 Low
FFEE, F	Reset	RES
FFEC, D	Non-Maskable	NMI

Figure 3. Interrupt and Vector Addresses

Non-Maskable Interrupt (NMI)—A negative-going edge on this input, active low signal unconditionally starts a non-maskable interrupt

sequence within the microprocessor. The  $\overline{\text{NMI}}$  signal is sampled during  $\phi 2(\text{OUT})$  operation. The current instruction is completed and the interrupt sequence begins when  $\phi 2(\text{OUT})$  goes low. The program counter and processor status register are stored in the stack. The interrupt flag is set so that no maskable interrupts occur. The program counter is loaded with the interrupt vector from locations FFEC (low byte) and FFED (high byte), thereby transferring program control to the non-maskable interrupt routine. Note that this is an edge-sensitive input. As a result, another interrupt will occur if there is another negative-going transition and the program has not returned from a previous interrupt. No interrupt will occur if MMI is low and a negative-going dege has not occured since the last non-maskable interrupt.

**Bus Enable (BE)**—When this input, active high signal is high, (R/ $\overline{W}$ ) is an output, indicating internal control of read and write operations. When BE is low, the address/data bus is reversed allowing access to internal ROM, RAM and I/O from an external device. R/ $\overline{W}$  becomes an input, controlling the internal read and write operations. The  $d_2(OUT)$ and  $d_4(OUT)$  outputs are used for system timing. BE is also used to switch the computer to the test and prototype mode. During processor initialization, BE is high before Reset (RES) goes high for normal operation. When in the Test and Prototype Mode, internal ROM may be disabled, thus allowing the use of external memory addresses F800 through FFFF. To initiate the Test and Prototype Mode, BE must be held low while bringing Reset high. Note that BE must remain low for at least one clock cycle after Reset becomes high. For additional information, refer to the Test and Prototype Mode section under Operating Modes.

Synchronize (SYNC)—This output, active high signal identifies microprocessor op code fetches. Synchronize goes high after the start of an op code fetch cycle and stays high for the remainder of that cycle.

**Ready (RDY)**—This input, active high signal provides a single cycle stepping capability and allows operation with slow memory devices for read or write cycles. If this signal is low when  $\phi_2(OUT)$  is low, the processor will stop when  $\phi_2(OUT)$  goes high. The address and data lines remain at their current state. When RDY goes high, the processor resumes operation.

Memory Lock (ML)—This signal is an active low output and, in a multiprocessor system, ML indicates the need to defer the rearbitration of the next bus cycle to ensure the integrity of read-modify-write instructions. ML goes low during ASL, DEC, INC, LSR, ROL, ROR, TRB and TSB memory referencing instructions. This signal is low for two cycles: the modify and write cycles, and is available as a metal mask option in place of PD2.

### Bus Signals

Address Bus (A0-A15)

#### Output (BE = 1)

A0-A15 forms a three-state, 16-bit, input/output, active high address bus (65,536 locations) for memory and I/O exchanges on the data bus. If the TSC control register bit is set, these lines are pulled to the low state by a high resistance device.

#### Input (BE = 0)

These lines drive the internal address decoder to select internal ROM, RAM or I/O for external read and write cycles.

**Clocks** ( $\phi$ 2(**OUT**) and  $\phi$ 4(**OUT**))—These output, active high signals (2 lines) provide timing for external bus read and write operations.  $\phi$  4(OUT) is a metal mask option in place of SYNC.

Data Bus (D0-D7)—D0-D7 constitute an 8-bit bidirectional active high, three-state data bus, used for data exchanges with memory and I/O. If the TSC control register bit is set, these lines are pulled to the low state by a high resistance device.

#### Read/Write (R/W)

#### Output (BE = 1)

This output, active low signal is normally in the high state indicating that the CPU is reading data from memory or I/O. In the low state the data bus has valid data from the CPU to be stored at the addressed memory or I/O location. If the TSC control register bit is set, this line is pulled to ground by a high resistance device.

#### Input (BE = 0)

In systems where this part is used as a peripheral controller, R/W is an input, active low signal which controls the output data buffers. When R/W is high, the buffers are active and internal data is read by the external microprocessor.

#### **Telecommunications Signals**

Transmit Carrier and Dual Tone Multifrequency (TXC/DTMF)—This output signal is connected to the output of an operational amplifier which mixes the two sine wave generator outputs. In a telecommunication application, these signals may be the row and column tones used in DTMF signaling. The level of the dual-tone output is the sum of the levels of a single row and single column output. The modem Transmit Carrier (TXC) is generated by the column/transmit counter and sine wave generator. This signal level is controlled by VREG voltage reference supply and is gated by CCO, CC1, and CC2 control register bits.

Audible Tone Generator (ATG)—This output signal is derived from the carry output of the row/receive counter. The square wave output is gated by the ATG control register bit.

Receive Carrier (RXC)—When the row/receive counter is in the pulse width timer mode, this input signal generates a maskable interrupt after both positive and negative transitions. At the same time, the counter contents are transferred to the row/receive register. In this way, the time between transitions can be measured by an interrupt servicing program.

#### **Peripheral Signals**

There are 27 peripheral input/output lines: PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD2. Four memory addressable registers are associated with these signals. Depending upon the mask option chosen, the output can source either 0, 10 or 400  $\mu$ A at VOH = 2.4 volts. The higher sourcing current may be used to directly drive the base of an external NPN transistor having a grounded emitter, or in a Darlington configuration.

#### **Miscellaneous Signals**

**Reset (RES)**—A positive transition of this input, active low signal causes an initialization sequence to begin. Reset must be held low for at least two clock cycles after Vob reaches operating voltage from a power down condition. After this time R/W is high. The I/O ports (PA, PB, PC and PD) are forced to the high state. All bits in the control register are set to zero. When a positive edge is detected, there is an initialization sequence lasting six clock cycles. The interrupt mask flag is set and the program counter is loaded with the restart vector from locations FFEE (low byte) and FFEF (high byte).

**Clock In (CLK(IN))**—The microcomputer contains an internal clock generator operating at four times the  $\phi 2$  frequency. The frequency of

these clocks is externally controlled by a crystal oscillator circuit as shown in Figure 4. The internal generator may also be controlled by an input signal from any external clock source.

Oscillator Out (OSC(OUT))—An inverter whose input is CLK(IN) and output is OSC(OUT) is connected between these two clock pins. This active low inverter has sufficient loop gain to provide oscillation using a crystal. Frequency deviation, usually less than 0.05%, will affect the tone output frequency. There is a bias resistor mask option between the two pins.

External ROM(EXTR—Normally PD1)—When in the Test and Prototype Mode, the PD1 pin assumes an additional function and becomes PD1/ EXTR, where an active high input selects external memory and an active low input switches back to internal ROM only. For additional information, refer to the Test and Prototype Mode section under Operating Modes.

Regulated Supply Voltage (VREG)—The D-to-A resistor networks and summing amplifier are powered by connecting VREG. The TXC/DTMF output level is directly proportional to VREG.

Internal Logic Ground (Vss)—This connection is used for the power supply internal logic ground.

Positive Supply Voltage (Vob)—This connection serves as the positive power supply input. Reset (RES) should be held low for at least two clock cycles after Vod reaches operating voltage from a power down condition.

#### **Operating Modes**

#### Normal Mode

In the normal mode, the internal microprocessor is operating and its memory map includes the internal 2K bytes of ROM, 64 bytes of RAM, four general purpose I/O registers, one control register and five timer/counter registers. The three-state control bit in the control register determines whether the external bus is active, thus allowing access to the full 65K addressing space.

#### **Test and Prototype Mode**

The Test and Prototype Mode provides a convenient means for system testing and debugging without the need for mask-programmed ROM. The Test and Prototype Mode enables the use of external memory at address locations normally occupied by internal ROM (F800 through FFFF), with internal ROM being disabled. In this mode, system programs can be developed using external memory for the prototype system. The program can then be developed using the same memory locations as reserved for internal ROM. Once the program has been debugged and tested, it can then be committed to internal ROM. The Test and Prototype Mode is initiated during the Reset sequence by holding Bus Enable (BE) low while bringing Reset high. Note that BE must remain low for at least one clock cycle after Reset becomes high. Also, BE must be high before the beginning of the first Vector Read cycle. During the Reset sequence, the Reset Vector will be accessed from external memory locations FFFC and FFFD. Note that the Control Register TSC bit has no effect in the Test and Prototype Mode. Also, in this mode the PD1 I/O line is assigned an additional function and becomes PD1/EXTR. An active high input on this I/O pin selects external memory, while an active low input disables external memory and places internal ROM back into the memory map.

#### **Peripheral Mode**

In the peripheral mode, internal ROM, RAM and I/O may be accessed from an external device. This mode is useful when the G65SC150 is used as a peripheral device in a microprocessor system. To enable this mode, the Bus Enable (BE) signal is held low. This stops the microprocessor and reverses the address and data buses. Read/Write becomes an input, thus allowing external control of internal read and write operations.

#### Low Power Mode


Since power consumption in CMOS circuits is directly related to operating frequency, this mode allows operation at greatly reduced power by reducing the microprocessor clock frequency. This mode is enabled by storing a value in the 16-bit Timer register and then setting the  $\phi^2$  mode bit in the control register. The timer counter becomes a programmable clock divider. To further reduce power, the external address and data bus may be disabled by clearing the three-state control bit in the control register.

#### **Functional Description**

#### G65SC150 Microprocessor Unit

For a detailed functional and software programming description of the

## G65SC150





#### Figure 4. Crystal Circuit for Internal Oscillator

microprocessor, refer to the data sheet for the G65SCXXX family of 8-bit microprocessors. Figure 17 (page 12) illustrates a microprocessor programming model, while a complete listing of operational codes, execution times and memory requirements is provided in Figure 19 (page 13). A brief functional description of the G65SCXXX microprocessor is as follows:

**Timing Control**—The timing control unit keeps track of the instruction cycle being monitored. The unit is set to zero each time an instruction fetch is executed and is advanced at the beginning of each  $\phi t$  clock pulse for as many cycles as is required to complete the instruction. Each data transfer which takes place between the registers depends upon decoding the contents of both the instruction register and the timing control unit.

Program Counter—The 16-bit program counter provides the addresses which step the microprocessor through sequential instructions in a program.

Each time the microprocessor fetches an instruction from program memory, the lower byte of the program counter (PCL) is placed on the low-order bits of the address bus and the higher byte of the program counter (PCH) is placed on the high-order 8 bits. The counter is incremented each time an instruction or data is fetched from program memory.

Instruction Register and Decode—Instructions fetched from memory are gated onto the internal data bus. These instructions are latched into the instruction register then decoded, along with timing and interrupt signals, to generate control signals for the various registers.

Arithmetic and Logic Unit (ALU)—All arithmetic and logic operations take place in the ALU including incrementing and decrementing internal registers (except the program counter). The ALU has no internal memory and is used only to perform logical and transient numerical operations.

Accumulator—The accumulator is a general purpose 8-bit register that stores the results of most arithmetic and logic operations. In addition, the accumulator usually contains one of the two data words used in these operations.

Index Registers—There are two 8-bit index registers (X and Y), which may be used to count program steps or to provide an index value to be used in generating an effective address.

When executing an instruction which specifies indexed addressing, the CPU fetches the op code and the base address, and modifies the address by adding the index register to it prior to performing the desired operation. Pre- or post-indexing of indirect addresses is possible.

Stack Pointer—The stack pointer is an 8-bit register used to control the addressing of the variable-length stack. The stack pointer is automatically incremented and decremented under control of the microprocessor to perform stack manipulations under direction of either the program or interrupts (NMI and IRQ). The stack allows simple implementation of nested subroutines and multiple level interrupts.

Processor Status Register—The 8-bit processor status register contains seven status flags. Some of the flags are controlled by the program, others may be controlled both by the program and the CPU. The 6500 instruction set contains a number of conditional branch instructions which are designed to allow testing of these flags.

#### Oscillator/Clock Generator

A functional block diagram of the oscillator/clock generator circuitry is shown in Figure 5. The circuits are described in the following three paragraphs:

Oscillator—The clock oscillator accommodates a crystal of up to 8 MHz. CLK(IN) and OSC(OUT) are TTL compatible. An oscillator bias resistor between these pads is a mask option. With the resistor connected, the circuit requires only an external crystal. For an external oscillator, the resistor is disconnected to eliminate static current drain in low-power system.

**Microcomputer Clock**—In the maximum frequency mode ( $\phi$ 2 mode = 0) the oscillator frequency divided-by-four provides the microcomputer bus timing signals  $\phi$ 2(OUT) and  $\phi$ 4(OUT). The quadrature clock generator delays the  $\phi$ 2(OUT) signal by one oscillator period. The low-power mode ( $\phi$ 2 mode = 1) uses the timer counter as a programmable  $\phi$ 2(OUT) clock divider.

Timer and Counter Clock—A mask option determines whether a divideby-two circuit is inserted in the counter and timer clocks. With the divider, a higher frequency crystal (8 MHz maximum) may be used to increase the microprocessor speed while the counter and timer speeds remain unchanged. The modem function is enabled by bits in the control register (CC2, CC1, CC0 = 101).

#### **Random Access Memory (RAM)**

The 64-byte memory resides in two ranges in the microcomputer address map. Address bit A8 is not decoded for the RAM, allowing addressing at both 01C0-01FF and 00C0-00EF (00F0-00FF is reserved for the telecommunication register set). In a typical program, the RAM would be partitioned for both stack addressing (01XX) and zero page addressing (00XX).

#### Read Only Memory (ROM)

The 2048-byte ROM is used for program and constant data storage in the microcomputer system. The ROM occupies addresses F800-FFFF in the microcomputer address map.

#### **Control Register**

The on-chip timer and counters with their associated interrupts are configured by setting bits in the control register at address 00F7 as shown in Figure 6.

A functional description of the various control register bits is contained in the following paragraphs:

Communication Mode Select—CC2, bit 2; CC1, bit 1; CC0, bit 0—These bits select one of eight operating modes for the row/receive and column/transmit registers and counters.

#### 000-Idle Mode

Both the Row/Receive Counter (RRC) and Row/Receiver Register (RRR) are inactive, with no interrupt generated and no tone output.

#### 001—Interval Timer Mode

In this mode, the row/receive counter is configured as an additional interval counter based on the contents of the row/receive register.

#### 010-Pulse Width Timer Mode

In this mode, the row/receive counter is configured as a pulse width interval timer...measuring the period between transitions of the receive carrier input.

#### 011—Single Tone Row/Tone Generator Mode

As determined by the ATG bit, a square wave is generated at the Audible Tone Generator (ATG), or a sine wave is generated which appears at the TXC/DTMF output.

#### 100—Single Tone Column Mode

In this mode, a single frequency is generated at the TXC/DTMF output.

#### 101-Modem

This mode is a concurrent application of the pulse width timer mode and the single tone column mode.

#### 110-Modem-Divide-by-Two Prescaler Mode

This mode allows transmit and receive, plus low frequency transmit carrier generation.


#### 111-Dual Tone Multifrequency Mode

This mode allows the generation of standard DTMF signaling tones.

Phase 2 Mode Select—Phase 2, Bit 3—This mode controls the frequency at which the microprocessor oscillator operates. Refer to Figure 5, Clock Functional Block Diagram.

#### 0—Maximum Frequency Mode

The frequency at CLK (IN) divided by four is the microprocessor clock.



#### 0 = NMI SIGNAL IS ONE 1 = NMI SIGNAL IS ZERO

#### Figure 6. Control Register Functional Block Diagram

#### 1-Low Power Mode

The timer overflow signal is the microprocessor clock. The timer clock input is the frequency CLK(IN) divided by either four or eight depending on a mask option in the clock circuitry. The timer divide ratio is the contents of the timer register plus two.

#### Audible Tone Generator Enable—ATG, Bit 4

0—Audible Tone Disabled

#### 1—Audible Tone Enabled

#### Three-State Control Enable—TSC, Bit 5

#### 0-Three-State

The external address and data buses and  $R/\overline{W}$  are pulled to Vss by a high resistance device. In a typical application TSC is set to zero when operating in low or back-up power condition. The bus is powered down and not driven externally.

#### 1-Bus Active

Timer Interrupt Enable-TI, Bit 6

#### 0-Timer Interrupt Disabled

The timer register value is transferred to the counter when changing

to the enabled interrupt state.

0 = DISABLE 1 = ENABLE **THREE-STATE CONTROL** 0 = THREE-STATE 1 = ACTIVE **TIMER INTERRUPT** 0 = DISABLE 1 = ENABLE

0 = MAXIMUM FREQUENCY 1 = LOW POWER AUDIBLE TONE GENERATOR

NON-MASKABLE INTERRUPT

#### 1—Timer Interrupt Enabled

#### Non-Maskable Interrupt Input-NMI, Bit 7


#### 0-NMI Signal = One (No interrupt)


#### 1-NMI Signal = Zero (Interrupt)


In a typical application this condition indicates low or back-up power system operation. The microprocessor program would monitor this condition to return to normal power operation.

#### Timer

The 16-bit free-running timer counter and register operates in one of two modes determined by timer interrupt signal and  $\phi 2$  bits in the control register. Figure 7 illustrates the timer functional block diagram. With a 3.579545 MHz clock, the timer mode is capable of 1.1175  $\mu$ S resolution. An interrupt is generated at intervals from 2.2349  $\mu$ S to 73.234 mS. In the low power mode, the counter carry output becomes the microprocessor  $\phi 2$ (OUT) clock. Refer to Figure 18 (page 12), Microprocessor Clock Frequency and Timer Interval.







#### Figure 8. Frequency Detection/Generation Block Diagram

Timer Operation—The timer operating mode is enabled by setting the control register timer interrupt bit to one. The desired time interval is written in the 16-bit timer register (00F8,9). When the timer interrupt (TI) bit is set to one the timer carry interrupts the microprocessor; the counter decrements toward a zero value. When the counter generates a carry by counting past zero, the timer register is again transferred to the counter and interrupts the microprocessor if the interrupt bit in the status register is zero. A read operation will read the contents of the counter and reset the interrupt latch.

Low Power Operation—This mode is enabled by setting the control register  $\phi 2$  mode bit to one. Since chip power consumption is directly related to operating frequency, power can be reduced by lowering the microprocessor clock frequency. The desired clock divide ratio is written in the 16-bit timer register at address 00F8 and 00F9. When the counter decrements from zero, the timer register is transferred to the system  $\phi 2$  clock (See Figure 5b).

#### **Frequency Detection/Generation**

The frequency detection/generation section of the G65SC150 contains the necessary circuitry to generate a wide range of sine waves, either singularly or in pairs. See Figure 8, Frequency Detection/Generation Block Diagram. In addition, a square wave may be generated as a separate frequency output. Furthermore, a frequency detection input (RXC) is provided for measurement or duplex communications. The row/receive counter and column/transmit counter operate independently or in conjunction with each other to perform the various communications modes as determined by bits CC0, CC1 and CC2 of the control register. The row/receive and column/transmit counters are programmable. Register values for typical applications are shown in Figure 16 (page 12).

#### **Row/Receive Counter**

The 16-bit Row/Receive Counter (RRC) and Row/Receive Register (RRR) (address 00F4, 5) operate as a tone generator, pulse width interval timer or interval timer as determined by CCX bits in the Control Register. Figure 9 illustrates the RRC/RRR functional block diagram for these three modes.

In the Idle Mode (CCX = 000), both the counter (RRC) and the register (RRR) are inactive, no interrupt is generated and there is no tone output. With the exception of the single tone column (CCX = 100), any change in CCX to any other state will cause the row/receive counter to be initialized with the current register value and the counter to begin counting.

In the Interval Timer Mode (CCX = 001), the row/receive counter serves as an additional interval timer. The counter interval is received from the row/receive register via the Data Bus. Upon generation of a carry, a timer interrupt is generated and the new contents of RRR is transferred to the counter (RRC). The counter continues counting and the process (cycle) continues until modified. In the interval timer mode, an interrupt is generated at intervals from 2.2349 microseconds to 73.234 milliseconds with a resolution of 1.1175 microseconds.

In the Pulse Width Timer Mode (CCX = 010), the row/receiver counter is used as a pulse width timer, measuring the period between Receive Carrier (RXC) transitions. In this case, both positive and negative transitions of the RXC input cause an interrupt and transfers the counter value to the row/receive register where it may be read by the microprocessor. Following each transfer, the counter continues counting. In telecommunications applications, receive carrier detect and dial tone detect functions can be accomplished.

In the Single Tone Row/Tone Generator mode (CCX = 011), a row/ receive counter overflow reloads the counter from the row/receive register. No interrupt is generated. The overflow (carry signal) goes to either the ATG divide-by-two circuit, or to the sine wave generator and TXC/DTMF depending on the state of the ATG control register bit. With a clock frequency of 3.579545 MHz, a square wave with a frequency in the range of 13.7 Hz to 447 KHz may be generated at the Audible Tone Generator (ATG) output. For the same set of inputs, a sine wave with a frequency in the range of 1.05 Hz to 34.4 KHz appears at the TXC/DTMF output.

#### Column/Transmit Counter

The column/transmit counter circuit is enabled by the CC2 control register bit. A sine wave frequency in the range of 267.8 Hz to 34.4 KHz appears at the TXC/DTMF output. Figure 10 illustrates the column/ transmit functional block diagram. For modem operation without the prescaler, the frequency range is 535.7 Hz to 68.8 KHz. A binary count is loaded into the register (CTR) at address location 00F6. The input is then transferred to the counter (CTC). As the counter continues to count, an overflow is generated which serves to reload the counter (CTC).

In the Single Tone Column Mode (CCX = 100), no interrupt is generated. In this mode, the overflow signal serves as one of the clock input signals to the sine wave generator. In this way, a single tone is generated at the TXC/DTMF output.

#### **Combined Modes**

In the Modem Mode (CCX = 101), both the pulse width timer mode of the row/receive counter and the single tone column mode are active. This allows simultaneous reception and transmission of data. In telecommunications applications such as duplex 300 bps modem, the row/ receive circuitry demodulates the receive carrier at the RXC input while




Figure 9. Row/Receive Functional Block Diagram




Figure 10. Column/Transmit Functional Block Diagram

the column/transmit circuitry generates the modulated transmit carrier at the TXC/DTMF output. Maximum clock frequency is applied to increase the precision of the transmit carrier frequencies.

In the Modem—Divide-by-Two Prescaler Mode (CCX = 110), operation is the same as the modem mode except that the divide-by-two prescaler is used. In this way, this mode allows low frequency transmit carrier generation.

In the Dual Tone Multifrequency Mode (CCX = 111), a combination of the single tone row mode and single tone column mode is used. In telecommunications applications, this arrangement allows standard DTMF signaling tones to be generated.

#### Sine Wave Generator

The modem and DTMF output signals are synthesized by the sine wave generator. An approximation of a sine wave is formed by a series of 26 voltage steps per cycle as shown in Figure 11. Figure 12 illustrates the sine wave generator functional block diagram. The two identical divide by 26 circuits are step counters that determine the fixed number of steps per cycle of the sine wave. The inputs to these counters are the outputs of the row/receive and column/transmit dividers that determine the vave.

A step select PLA translates the step number from the step counter to a number corresponding to the step voltage level. The D-to-A resistor networks convert these numbers to voltage levels to form the sine wave as shown in Figure 11. The column (high group) frequency amplitude is approximately 2.0 dB greater than the row frequency amplitude to compensate for the high frequency roll-off of the telephone circuit. The outputs of the two D-to-A converters are combined to drive the operational amplifier. VREG is the power supply for the converters and amplifier to ensure a constant tone output level independent of VDC variations. The amplifier output appears on the TXC/DTMF output depending on control register bits, CCO, CC1 and CC2.

To avoid transients when starting or stopping sine wave generation, the output remains at the voltage level defined by the step counters and D-to-A resistor networks when the step counters are stopped.




Figure 11. Sine Wave Generator Step Heights

#### General Formula for Determining Register Values

Register Value = <u>OSC</u> −2	osc	=	Oscillator Frequency
K × F	F	=	Desired Frequency
Register Value (Timer) = $\frac{OSC \times T}{K}$ -2	т	=	Timer Period
Register value (Timer) - K	к	=	Constant

		Desired Frequency (F) Limits
Modem	K = 26	Limit = 535.7 Hz to 68.8 KHz
DTMF and Modem with Prescaler	K = 52	Limit = 267.8 Hz to 34.4 KHz
ATG	K = 4	Limit = 13.7 Hz to 447 KHz
μP Clock	K = 4	Limit = 13.7 Hz to 447 KHz
Timer	K = 4	Limits = 2.2349 µS to 73.234 mS

F = 3.579545 MHz

#### Input/Output Registers

Figure 13 illustrates the I/O registers and their addresses. There are 27 I/O lines (PA0-PA7, PB0-PB7, PC0-PC7 and PD0-PD2) associated with four memory addressable registers (00F0-3).

Outputs are set by loading the desired bit pattern into the corresponding I/O register. A logic "1" selects a high output (or OFF), and a logic "0" selects a low output. A read operation always detects the logic state at the I/O pin, regardless of the previously loaded register value. When using the I/O pins as inputs, the I/O register should be loaded to provide the appropriate active level. When reset is active (RES = 0), all I/O registers and pins are initialized to a logic "1".

Figure 14 illustrates the circuitry associated with each I/O pin. Depending on the mask option chosen, the output can source either  $0 \mu A$ ,  $10 \mu A$ , 200 µA, or 1.0mA at VOH = 2.4 volts, or 3mA at 1.5 volts.

#### Address and Data Buffer

These buffers allow memory and I/O expansion of the microprocessor bus. Each buffer is TTL compatible. Control register bit TSC is set to one for normal operation (bus active). When TSC is set to zero, R/W, and address lines AB0-AB15 and DB0-DB7 are pulled to ground by a high resistance device. In a typical application, TSC is set to zero when the external bus is not powered. Figure 15 illustrates a complete memory address map.




Figure 12. Sine Wave Generator Functional Block Diagram




Figure 13. I/O Port Functional Block Diagram




Figure 15. Memory Map



## G65SC150

		illator i45 MHz		illator 00 MHz		
Standard Frequency (Hz)	Register Value	Actual Frequency (Hz)	Register Value	Actual Frequency (Hz)		
	DTMF Rov	v				
697	98	695	109	699		
770	88	773	99	769		
852	80	850	89	855		
941	72	943	81	938		
	DTMF Col	umn				
1209	56	1208	63	1202		
1336	51	1324	57	1326		
1477	46	1465	51	1479		
1633	41	1639	46	1637		
	Call Progre	ess Tones				
350	196	349	219	350		
440	155	441	174	440		
480	142	481	159	481		
620	110	620	123	620		
	• U.S. 110,30	00 Baud Moden	n			
1070	63	1076	71	1068		
1270	53	1275	60	1261		
2025	33	2025	37	2024		
2225	30	2221	34	2198		

A

Y

x

PCL

s

15

PCH


8 7

1

0

		illator 45 MHz	Oscillator 4.000000 MHz							
Standard Frequency (Hz)	Register Value	Actual Frequency (Hz)	Register Value	Actual Frequency (Hz)						
	European 110,300 Baud Modem									
980	69	983	77	986						
1180	57	1187	64	1183						
1650	41	1639	46	1637						
1850	36	1860	41	1832						
	<ul> <li>Teletext</li> </ul>									
390	176	389	196	390						
450	152	450	170	450						
1300	52	1299	58	1304						
2100	32	2086	36	2079						
	• U.S. 1200 I	Baud Modem								
390	176	389	196	390						
450	152	450	170	450						
1200	56	1208	63	1202						
2200	30	2221	34	2198						

#### Figure 16. Communications Frequency Generated by Row/Receive and Column/Transmit Counters



#### Figure 17. Microprocessor Programming Model

ACCUMULATOR A

INDEX REGISTER Y

INDEX REGISTER X

STACK POINTER S

PROGRAM COUNTER PC

г

Crystal Frequency		Microprocessor Clock						
8 MHz 4 MHz 3.579545 MHz		2 MHz 1 MHz 894.9 KHz*	1 MHz					
	Lower Power	Mode (Phase 2, bit 3 is 1)						
Crystal Frequency	Timer Count	Microprocessor Clock	Timer Interrupt Interva (max. freq. mode)					
8 MHz	1 19 199 1999 19999 65535	1.0 MHz 100 KHz 10 KHz 1 KHz 100 Hz 30.5 Hz*	1 μS 10 μS 100 μS 1 mS 10 mS 131.072 mS					
4 MHz	1 9 99 999 9999 65535	500 KHz 100 KHz 10 KHz 1 KHz 100 Hz 15.3 Hz*	2 μS 10 μS 100 μS 1 mS 10 mS 65.536 mS					
3.579545 MHz	1 8 88 894 8948 65535	447.4 KHz* 99.4 KHz* 10.1 KHz* 999.8 Hz* 100.0 Hz* 13.7 Hz*	2.2 μS* 10.1 μS* 99.5 μS* 1.0 mS* 10.0 mS* 73.2 mS*					



## G65SC150

			M			so		ZEF	10		(4)		(1615			(1	)			Т	(1			(1)		REL			IDI-								SOR	]
MNE-	r			F			+-'		GE T	IMF	11	:D		<u>, ,</u>	10		), Υ. Τ	ZF	G,)	×+	AB	<u>s,x</u>	1^	BS, \	4	IVE	(2)	R		12		<u>i Y</u>					ODE	
MONIC	OPERATION		n	#	OP			ᆔ	1#	OP		#	OP	nlŧ	40	Pr		OP		#  c	)P	n #		n		Pr				1		1.					210 ZC	
ADC	$A + M + C \rightarrow A  (3)$		2			4			3 2		Η I	-					5 2	75		_		4 3				<u>-</u>  ·	<del>' "</del>		5		Ŧ	Ŧ					zc	ADC
AND	A∧M→A				2D	4	3   2	25 3	3 2	L					2 3					2 3				4				32	5	2							z •	AND
ASL	C-70-0	[			0E	6	3   0	6	5 2	0A	2	1						16	6	2	ᄩ	63		11													z c	
BCC	BRANCH IF C=0	1																								90							ŀ				••	BCC
BCS BEQ	BRANCH IF C=1 BRANCH IF Z=1		+			$\vdash$	+	+	+	-	⊢				╋	+	+		┞╂	+		+	┢	₩		30 2		-	$\vdash$	+	╋	+	ŀ				• •	BCS
BIT	AAM (5)	89	2	2	2C		1,		3 2									34		2		<u>دا،</u>			1	FO	2				1						 z.	BEQ BIT
BMI	BRANCH IF N=1		[				<b>[</b> ]		1									04		1	1	Ĩ				30	2 2							•	•	••		ВМІ
BNE	BRANCH IF Z=0																		11		1		1	11		20	2 2				ł.			•	• •	••	••	BNE
BPL	BRANCH IF N=0		$\square$			$\vdash$	+	+	+	L	$\square$	_			+	_	1		$\square$	+	_	+	-	Ш			2 2		$\square$		1	1	ŀ	•	• •	• •	••	BPL
BRA	BRANCH ALWAYS BREAK										7														1	BO   2	2 2							•	•••	•• 01	•••	BRA
BVC	BRANCH IF V=0									1 ~	11	'														50									• •	••		BRK BVC
BVS	BRANCH IF V=1																									70	2 2						•	•	• •			BVS
CLC	0 - C										2	1				1								11					[ ]				ŀ	•	• •	••	• 0	CLC
CLD	C → D					$\vdash$	+	+	+	D8		1			+	-	+	ļ	H		-+	+	<b> </b>	11	+	-	+-	L	$\vdash$	+	+	+	ŀ	•			••	CLD
CLI CLV	$0 \rightarrow 1$ $0 \rightarrow V$					11					2		- 1											Н								ł	•	•	• •	• 0	• •	CLI
CMP	A-M	0	2	2	CD	4		5 3			2	'	CI	6	,   r	11 5	12	D5		ᆡ		43						D2	5	,		Ł		•	•		zc	CLV CMP
CPX	X-M				EC							1	Ĭ	Ĭ	-   -		1		17	-		٦		וו	1			02	1	-			N				zc	CPX
CPY	Y-M				СС																												N				zc	CPY
DEC	DECREMENT				CE	63		6 5	5 2	3A								D6	6	2 [	DE	6 3	1	ſΤ	T	Τ			IT	Τ	T	Γ					Ζ.	DEC
DEX	X-1 → X Y-1 → Y	[	1							CA													ł	11													Ζ•	DEX
DEY EOR	A ∀ M −A	40	2	2	4D			5	12		2	1	41					55		<u>،</u>  _		1	60					62	5								Z• Z•	DEY EOR
INC	INCREMENT	"	1	-		6 3					2	1	"	° ľ	-	"	ή²	F6	6	2 4	FE	63	58	11	°			52	3	-							z•	INC
INX	X + 1 → X		Π			T		T		E8	2				T	T	1		Ħ				$\square$	Ħ	+		+		H		+	t					z.	INX
INY	Y + 1 → Y									C8	2	1																					N	•	• •	• •	z۰	INY
JMP	JUMP TO NEW LOC					33				[	11		7C	63	3				11			I	1	11				6C	6	3			•	•	• •		••	JMP
JSR LDA	JUMP SUB M → A	٨٩	2		20 AD	63 43		5	32		11			6	: _			В5		<u>ا</u> ا		1						6					N.	•	• •		· · ·	JSR
LDX	м – х				AE			-	3 2		H	-	<u>^'</u>	0 4	+		12	65	1	-		-		4		-+-	+	B2	13		6		N	_	_		<u>z.</u>	LDA LDX
LDY	M → Y				AC													В4	4	2 8	scl	43		Γľ	1					1	1	'[	N		• •		z.	LDY
LSR	0- 7 0-C					6 3				4A										2 5													0				zс	LSR
NOP	NO OPERATION				~~			_		EA	2	1									_		1	[.]				1				1	1.				•••	NOP
ORA PHA	AVM → A A→Ms S-1→S	09	2	2	0D	43	10	613	3 2	48	3	+	01	6 2	<u>'</u>	115	2	15	4	211	D.	43	19	4	3	+	+	12	5	2	+	+	N			· •	Z •	ORA
PHP	P→Ms S-1→S								1		3													11								ł			•••			PHA PHP
РНХ	X→Ms S-1→S									DA		1																			1			•	• •		••	РНХ
PHY	Y→Ms S-1→S									5A	3	1																					•	•	• •	••	••	PHY
PLA	S+1→S Ms→A			-			+	+	+	68	+-+	1		+		+	+		$\downarrow$	+	-	+		$\downarrow$	+	_	+			+	4	$\downarrow$					Ζ•	PLA
PLP PLX	S+1→S Ms→P S+1→S Ms→X									28 FA	4	$\frac{1}{1}$														1				1			1				zc	PLP
PLY	S <u>+1→S_Ms</u> →Y									7		1				Í	Ĺ			1					1								1				Z• Z•	PLX PLY
ROL					2E	6 3	2	6 5	5 2	2A		1						36	6	2 3	3E	6 3	1	11													хc	ROL
ROR	-c-17 0 -		Π		6E	6 3	6	6 5	5 2	6A	2	1		T	T		Γ			2 7			Γ	Π		T	Τ			T	T	T					ΖC	ROR
RTI	RTRN INT	ł						1			6												1				1						N	۷	1 C	ונ	zc	RTI
RTS SBC	RTRN SUB A-M-C→A (3)	FO	,	,	ED		-	5	1	60	6	1	_		۱.	م ا د		F5		<u>ا</u> -		1	1	1.1.				50	5 2		1			•	•••	••	zc	RTS
SEC	1 → C	23	ľ	4	20	<b> </b>	۲ <sup>с</sup>	"]"	"	38	2	1	<u>- ۱</u>		1	' °	ľ	1.2	4	" "	"	" "	1 "	<b> </b> <sup>4</sup>	'		1	F2	2	•	1		1.				• 1	SBC SEC
SED	1 → D		Ħ	T		T	1	$\uparrow$	T		2			+	$\uparrow$	+	T		H	1	+	$\dagger$	$\top$	$^{\dagger\dagger}$	+	+	+		$ \uparrow $	+	$\dagger$	t	†•	•	• 1		• •	SED
SEI	1 → I							1			2										1		1										1.	•	• •	• 1	• •	SEI
STA	A → M				8D	4 3	8	53	2				81	6 2	2 9	16	2	95	4	2 9	וספ	5 3	99	5	3			92	5 2				1.	•	• •	••	• •	STA
STX STY	X - M Y - M					4 3 4 3		6 3	2									94	4											9	6	4 2	1:	•	•	••	••	STX
STZ	00 → M	-	H	+		43					H	+		+	+	+	+		4			53	1	┼╂	+	+	+		$\left  + \right $	+	+	+	+:				· ·	STY STZ
TAX	A → X				30		ľ	1	1	AA	2	1				1		/4	"	-  *	<b>~</b> [	ľ		11									N	• 6	• •		z•	TAX
TAY	A - Y									A8	2	1											1	{									N	• •			z•	TAY
TRB	ĀAM, M (6)				1C	63																	1	11									1.	•			z •	TRB
TSB	$AVM \rightarrow M$ (6)		H	+	0C	63	0	4 5	2	<b>.</b>	H	+	-+	+	+	+	+	<u> </u>	H	+	+	+		₽₽	+	+	+		H	+	+	+	ŀ	<u>•••</u>			Z •	TSB
TSX TXA	S → X X → A									BA 8A	2 2	1											1										N		•••		Z• Z•	TSX TXA .
	X → S									9A	2	1																					1.		•••			TXA . TXS
TYA	Y → A		$\square$									1			1								L	$\square$									N	•	• •	• •	z۰	TYA
Notes:								_																														
	to "n" if page boundary																		X		nde: nde:										Ad		act					Cycles
	o "n" if branch occurs to	san	ne p	Jag	je. A	ad 2	: 10	nï	IT DI	ranc	n o	CCI	urs to	o di	rtere	ent	pag	<b>e</b> .					lator								ou ∆n		act			#	NO. 1	Bytes

3. Add 1 to "n" if decimal mode.

4. Accumulator address is included in Implied address.

5. "N" and "V" flags are unchanged in immediate mode.

6. "Z" flag indicates AAM result (same as BIT instruction).

A Accumulator

M Memory per effective address Ms Memory per stack pointer

# No. Bytes Me Memory Bit #6 M<sup>7</sup> Memory Bit #7 ¥ Exclusive or

A And


V Or


Figure 19. Operational Codes, Execution Times, and Memory Requirements

#### **Pin Function Table**

PIN	DESCRIPTION	PIN	DESCRIPTION
A0-Axx	Address Bus	PA0-PA7	Port A
ATG	Audible Tone Generator	PB0-PB7	Port B
BE	Bus Enable	PC0-PC7	Port C
D0-D7	Data Bus	PD0-PD2	Port D
TXC/DTMF	Transmit Carrier/Dual Tone Multifrequency	RDY	Ready
ÎRQ	Interrupt Request	RES	Reset
ML	Memory Lock	RXC	Receive Carrier
EXTR	External ROM	R∕₩	Read/Write
NMI	Non-Maskable Interrupt	SYNC	Synchronize
CLK(IN)	Clock Input		
OSC(OUT)	Oscillator Output	VDD	Positive Power Supply (+5.0 volts)
φ2(OUT)	Phase 2 Out	VREG	Regulated Supply Voltage
φ4(OUT)	Phase 4 Out	Vss	Internal Logic Ground

**Pin Configuration** 





NOTES:

1. ¢4(OUT) AND ML ARE METAL MASK OPTIONS 2. EXTR SELECTED ONLY IN TEST AND PROTOTYPE MODE



#### G65SC150 Mask Options

The following mask options are available for the G65SC150, and must be specified before an order can be placed. To ensure that the proper options are selected, always contact the nearest GTE Microcircuits Sales Office prior to placing an order.

- 1. Oscillator feedback resistor
  - · Feedback resistor between CLK(IN) and OSC(OUT)
  - No feedback resistor
- 2. The following signals are available with or without pull-up resistors: <u>BE</u> NMI IBCO PDV

IRQ0	RDY
IRQ1	RES

3. Pin 51 is available with the following signal option: PD2 or  $\overline{\text{ML}}$ 

#### **Ordering Information**

- G 65SC150 PE W -2 Description C—Special G—Standard Product Identification Number Package P—Plastic E—Leaded Chip Carrier C—Ceramic L—Leadless Chip Carrier D—Cerdip X—Dice Temperature/Processing W— -40°C to +85°C, ± 10% P.S. Tol. Performance Designator
- Designators selected for speed and power specifications.
- -1 1 MHz -2 2 MHz

- 4. Pin 60 is available with the following signal option: SYNC or  $\phi 4$
- Three optional I/O source currents are available for the following signals. These source currents include: 0μA, 10μA, 200μA @ 2.4V, and 1mA @ 2.4V or 3mA @ 1.5V. PA0-PA7 PB0-PB7 PC0-PC7 PD0-PD2 ATG

#### Microcircuits



## G65SC151 Standard Option

## **Microcircuits**

### ADV-CMOS Communications Terminal Unit (Telecommunication Microcomputer)

#### Features


- Standard Option to the G65SC150 Communications Terminal Unit (CTU)
- Generates signals compatible with switched telephone networks or packet switched data networks
- Provides Dial Pulse (DP), Dual Tone Multi-Frequency (DTMF), and 0-600 baud modem signaling capabilities
- Low power mode (300 μA) enables telephone line-powered operation
- External microprocessor address and data bus facilitates memory and I/O expansion
- On-chip memory: 64 bytes RAM, with facilities for external ROM or EPROM
- Standard DTMF and modem frequencies can be generated which are accurate to ±1.0% with a 3.58 MHz crystal
- Two sine wave generators
- 6800 and 6500 bus compatibility
- Utilizes G65SC00 microprocessor as CPU
- 27 TTL compatible I/O lines
- Bus expandable to address 65K bytes of external memory
- Single +5 volt power supply
- Available in 68-pin chip carriers

#### General Description

GTE Microcircuits' G65SC151 is configured as a Standard Mask Option to the G65SC150 Communications Terminal Unit (CTU). The G65SC150 CTU offers a variety of mask options which allow the user to configure a CTU that best suits the needs of a particular or unique design application. The G65SC151, however, is offered as a standard product (Standard Option) configuration which includes those options representing the general needs of most application requirements. Included options are detailed on page two. The G65SC151 is a single chip telecommunications microcomputer manufactured using GTE Microcircuits' Advanced CMOS (ADV-CMOS) processing technology. The G65SC151 has been optimized for telephone line signaling and data transmission applications. A functional block diagram is included to illustrate major system functions. For technical specifications and a detailed functional description, refer to the G65SC150 data sheet.

The G65SC151 CTU uses GTE Microcircuits' G65SC00 8-bit microprocessor which executes the complete G65SC00 series instruction set. With 64 bytes of internal RAM and bus expandable memory, the CTU operates as a single-chip microcomputer.

(continued)



**Block Diagram** 

The CTU's internal bus interconnects all microcomputer functions. The address and data bus buffers permit expansion for the addition of ROM, RAM and memory mapped I/O using the full 65K addressing space of the microprocessor. A peripheral mode is available for use with multiprocessor systems. The on-chip oscillator may be driven by an external clock source.

The telecommunications interface circuitry consists of a timer. row/receive counter, column/transmit counter and dual sine wave generators. In addition, 27 general purpose I/O lines can be used for keyboard, telephone Dial Pulse (DP) signaling. phone line control, and other peripheral devices.

#### Standard Options

The following Standard Options have been implemented within the G65SC151 CTU. Note that the G65SC151 is identical to the G65SC150 CTU in technical specifications and functional operation. Refer to the G65SC150 CTU data sheet for detailed specifications and operation.

- 1. The oscillator feedback resistor (between CLK (IN) and OSC (OUT)) is not provided.
- 2. The following control signals are provided with pull-up resistors at 20 µA pull-up current:

BE	NMI
IRQ0	RDY
IRQ1	RES

- 3. Pin 51 is provided with the Port D signal PD2.
- 4. Pin 60 is provided with the  $\phi$ 4 (OUT) clock signal.
- 5. Pin 59 (VREG) requires an external connection to VDD.

6. The follow	ing I/O source cu	rrents are pro	vided:
PA0-PA7	200 μA pull-up	PD0-PD2	1 mA pull-up
PB0-PB7	200 μA pull-up	ATG	10 μA pull-up
PC0-PC7	<b>no</b> pull-up		

#### **Application Programs**

The following program consists of two subroutines which will be of value in G65SC151 applications. Note that these subroutines will be included in internal ROM on future devices. These subroutines include:

#### External Interrupt Vector Table

During the "Normal Mode" startup sequence, this subroutine automatically directs the microprocessor to an Interrupt Vector Table located in external ROM. In this way, the external Reset circuit is no longer required to initiate the Test and Prototype Mode in order to access external ROM. The Reset circuit can now perform the normal reset function, thus greatly simplifying the Reset circuit requirement.

1. EXTR SELECTED ONLY IN TEST AND PROTOTYPE MODE.


#### **DTMF Frequency Generator**

NOTES:

This subroutine generates DTMF frequencies for various oscillator frequencies. The DTMF frequencies are presented at the TXC/DTMF output (pin 56).

0020 0021	0000	CTUROM START
0022	0000	ORG \$FE00
0023	0000	5K5 \$F 200
0024	0000	* TABLE OF ACCUMULATOR VALUES
0025	0000	* FOR DUAL TONE FREQUENCIES
0026	0000	* (same as 8860 and 8870 DTMF decoders)
0028	0000	* (Same as 6660 and 6670 Dinn decoders)
0028	0000	* **
0029	0000	* 1 1 2 1 3 1 D 1 697
0030	0000	* ++++
0031	0000	* 1 4 1 5 1 6 I E I 770
0032	0000	* ++++
0033	0000	* 1 7 1 8 1 9 1 F 1 852
0034	0000	* **-
0035	0000	* I B I A I C I 0 I 741
0036	0000	* ****
0037	0000	* 1209 1336 1477 1633
0038	0000	. 1207 1000 1111 1000
0039	0000	* EXTERNAL INTERRUPT VECTOR ADDRESSES
0040	0000	NMIV EQU SEFEC Non-Maskable Interrupt
0041	0000	RSTV EQU \$EFEE Reset
0042	0000	RCVV EQU \$EFF8 Row-Receive Counter
0043	0000	EXTV EQU \$EFFA External
0044	0000	TMCV EQU SEFFC Timer






GTE

0045	0000	BRKV	EQU	\$EFFE	Break Instruction
0046 0047	0000 0000	* CTU	ON-CHI	P I∕O AD	DRESSES
0048	0000	ROW	EQU	\$F4	Row-Receive Counter
0049 0050	0000 0000	COL CNTRL	EQU EQU	\$F6 \$F7	Column-Transmit Counter Control-Status Register
0051	0000	ONTINE	200	•••	Sond of States hegister
0052 0053	0000 0000	* CONS TSC		# 20	External Bus Three-State Control
0054	0000	DTMF	EQU EQU	\$20 \$07	DTMF Mode
0055	0000		EJECT		
0056 0057	0000 0000	* DTMF	VALUES	5 FOR RO	W-RECEIVE COUNTER
0058	0000 486262	R358	DC		8,98,98′ 3.58 MHz
0059	0004 585858		DC		8,88,80'
0060 0061	0008 505048 000C 486258		DC DC		0,72,72′ 8,88,80′
0062	0010				
0063 0064	0010 516D6D 0014 636363	R40	DC DC		09,109,109′ 4.0 MHz 9,99,89′
0065	0018 595951		DC	11'89,8	9,81,81′
0066 0067	001C 516D63 0020		DC	11/81,1	09,99,89′
0068	0020 7AA5A5	R60	DC	11/122,	165,165,165′ 6.0 MHz
0069	0024 959595		DC	11/149,	149,149,134
0070 0071	0028 86867A 002C 7AA595		DC DC	11 134,	134,122,122' 165,149,134'
0072	0030				
0073	0030 A2DCDC 0034 C7C7C7	R80	DC DC	11/162,	220,220,220′ 8.0 MHz 199,199,180′
0074 0075	0038 B4B4A2		DC		180,162,162
0076	003C A2DCC7		DC		220,199,180
0077 0078	0040 0040	* DTME	Value	s for Co	lumn Divider
0079	0040				
0080 0081	0040 293833 0044 38332E	C358	DC DC	11/41,5	6,51,46′ 3.58 MHz 1,46,56′
0082	0048 332E33		DC	11'51,4	6,51,56
0083	004C 2E2929		DC	11'46,4	1,41,41′
0084 0085	0050 0050 2E3F39	C40	DC	11146.6	3,57,51′ 4.0 MHz
0086	0054 3F3933		DC	11′63,5	7,51,63′
0087 0088	0058 393339 005C 332E2E		DC DC	11157,5	61,57,63′ 6,46,46′
0089	0060		50		
0090	0060 465E55	C40	DC DC	11'70,9	24,85,77′ 6.0 MHz
0091 0092	0064 5E554D 0068 554D55		DC		15,77,94′ '7,85,94′
0093	006C 4D4646		DC		0,70,70′
0094 0095	0070 0070 5D7E72	C80	DC	11/93.1	26,114,103′ 8.0 MHz
0096	0074 7E7267	000	DC	11/126,	114,103,126'
0097	0078 726772 007C 675D5D		DC DC		103,114,126' 93,93,93'
0099	0080		EJECT		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
0100	0080	* Subr	outine		lividers with DTMF tone values
0101 0102	0080 0080 BD3000	D80	LDA	R80,×	
0103	0083 BC7000		LDY	C80,X	
0104 0105	0086 8016 0088		BRA	SEND	
0106	0088 BD2000	D60	LDA	R60,X	
0107 0108	0088 BC6000 008E 800E		LDY	C60,X SEND	
0108	0090		BRA	SEND	
0110	0090 BD1000	D40	LDA	R40,×	
0111 0112	0093 BC5000 0096 8006		LDY BRA	C40,X SEND	
0113	0098				
0114 0115	0098 BD0000 0098 BC4000	D358	LDA LDY	R358,X C358,X	
0116	009E				
0117 0118	009E 85F4 00A0 84F6	SEND	STA STY	ROW COL	
0119	00A2 60		RTS	502	
0120 0121	00A3				
0121	00A3 00A3 A907	DOFF	LDA	#DTMF	INITIALIZE TONES OFF
0123	00A5 04F7		TSB	CNTRL	
0124 0125	00A7 64F5 00A9 64F4		STZ STZ	ROW+1 ROW	
0126	00AB 64F6		STZ	COL	
0127 0128	00AD 60 00AE		RTS		
0129	00AE			VECTOR P	
0130 0131	00AE 6CECEF 00B1	NMI	JMP	(NMIV)	Non-Maskable
0131	0001				

0132 00B1 0133 00B3 0134 00B5 0135 00B8		RST	lda Sta JMP	#TSC CNTRL (RSTV)	Reset Set TSC bit to enable external bus
0137 00BB 0138 00BE 0139 00C1 0140 00C4	6CF8EF 6CFAEF 6CFCEF 6CFEEF	RCV EXT TMC BRK	JMP JMP JMP JMP EJECT	(RCVV) (EXTV) (TMCV) (BRKV)	Row-Receive External Timer Break Instruction
	4CA300	DTMFOF	JMP	DOFF	illator frequency Tones off, and initialize
0146 00CA 0147 00CD 0148 00D0	4C9800 4C9000 4C8800 4C8800	DTMF35 DTMF40 DTMF60 DTMF80	JMP JMP	D358 D40 D60 D80	3.579545 MHz 4.000000 MHz 6.000000 MHz 8.000000 MHz
0149 00D3 0150 00D3 0151 00D3 0152 00D3 0153 00D3	AE10	* Inter	ORG rupt ( DC	\$FFEC	Non-Maskable
0153 00D3 0154 00D5 0155 00D7 0156 00D7 0157 00D7			DC DC ORG	A'RST' I \$FFF8	
0158 00D7 0159 00D9 0160 00DB 0161 00DD	BB10 BE10		DC DC DC DC	A'EXT' E A'TMC' T	Row-Receive External Timer Break Instruction
0162 00DF 0163 00DF Local Symt	bol Table		END		
BRK C60 D358 DOFF DTMF60 EXTV R40 RCVV SEND	0060 C8 0098 D4 00A3 DT	10 MF MF80 11 50 W	EFFE 0070 0090 0007 00D0 00AE 0020 00F4 00BE	CNTRL D40 DTMF35 DTMF0F NMIV R80 RST	

**Ordering Information** 



Designators selected for speed and power specifications.

—1 1 MHz —2 2 MHz



## G65SC802 G65SC816

## **Microcircuits**

## **CMOS 8/16-Bit Microprocessor Family**

#### Features

- Advanced CMOS design for low power consumption and increased noise immunity
- Emulation mode for total software compatibility with 6502 designs
- Full 16-bit ALU, Accumulator, Stack Pointer, and Index Registers
- · Direct Register for "zero page" addressing
- · 24 addressing modes (including 13 original 6502 modes)
- Wait for Interrupt (WAI) and Stop the Clock (STP) instructions for reduced power consumption and decreased interrupt latency
- 91 instructions with 255 opcodes
- · Co-Processor (COP) instruction and associated vector
- Powerful Block Move instructions

#### Features (G65SC802 Only)

- 8-Bit Mode with both software and hardware (pin-to-pin) compatibility with 6502 designs (64 KByte memory space)
- Program selectable 16-bit operation
- · Choice of external or on-board clock generation

#### Features (G65SC816 Only)

- · Full 16-bit operation with 24 address lines for 16 MByte memory
- Program selectable 8-Bit Mode for 6502 coding compatibility.
- Valid Program Address (VPA) and Valid Data Address (VDA) outputs for dual cache and DMA cycle steal implementation
- Vector Pull (VP) output indicates when interrupt vectors are being fetched. May be used for vectoring/prioritizing interrupts
- Abort interrupt and associated vector for interrupting any instruction without modifying internal registers
- Memory Lock (ML) for multiprocessor system implementation

### General Description


The G65SC802 and G65SC816 are ADV-CMOS (ADVanced CMOS) 16bit microprocessors featuring total software compatibility with 8-bit NMOS and CMOS 6500 series microprocessors. The G65SC802 is pinto-pin compatible with 8-bit 6502 devices currently available, while also providing full 16-bit internal operation. The G65SC816 provides 24 address lines for 16 MByte addressing, while providing both 8-bit and 16-bit operation.

Each microprocessor contains an Emulation (E) mode for emulating 8-bit NMOS and CMOS 6500-Series microprocessors. A software switch determines whether the processor is in the 8-bit emulation mode or in the Native 16-bit mode. This allows existing 8-bit system designs to use the many powerful features of the G65SC802 and G65SC816.

The G65SC802 and G65SC816 provide the system engineer with many powerful features and options. A 16-bit Direct Page Register is provided to augment the Direct Page addressing mode, and there are separate Program Bank Registers for 24-bit memory addressing. Other valuable features include:

- An Abort input which can interrupt the current instruction without modifying internal registers.
- Valid Data Address (VDA) and Valid Program Address (VPA) outputs which facilitate dual cache memory by indicating whether a data or program segment is being accessed.
- Vector modification by simply monitoring the Vector Pull (VP) output.
- · Block Move instructions.

GTE Microcircuits' G65SC802 and G65SC816 microprocessors offer the design engineer a new freedom of design and application, and the many advantages of state-of-the-art ADV-CMOS technology.



## **ADVANCE INFORMATION**

This is advanced information and specifications are subject to change without notice.

#### Absolute Maximum Ratings: (Note 1)

Rating	Symbol	Value
Supply Voltage	VDD	-0.3V to +7.0V
Input Voltage	Vin	-0.3V to VDD +0.3V
Operating Temperature	TA	0°C to +70°C
Storage Temperature	Ts	-55° C to +150° C

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating. Notes:

1. Exceeding these ratings may cause permanent damage. Functional operation under these conditions is not implied.

#### DC Characteristics (All Devices): $V_{DD}$ = 5.0V ±5%, $V_{SS}$ = 0V, TA = 0°C to +70°C

Parameter	Symbol	Min	Max	Unit
Input High Voltage RES, RDY, IRQ, Data, SO, BE ABORT, NMI, ¢2 (IN)	ViH	2.0 0.7 Vdd	VDD + 0.3 VDD + 0.3	v
Input Low Vol <u>tag</u> e <u>RES, RDY, IR</u> Q, Data, <del>SO</del> , BE ABORT, NMI, ¢2 (IN)	VIL	-0.3 -0.3	0.8 0.2	v v
Input Leakage Current (Vin = 0 to Voo) RES, NMI, IRQ, SO, BE, ABORT (Internal Pullup) RDY (Internal Pullup, Open Drain) ¢2 (IN) Address, Data, R/W (Off State, BE = 0)	lin	-100 -100 -1 -10	1 10 1 10	μΑ μΑ μΑ μΑ
Output High Voltage (Ιοκ = <u>-100μ</u> Α) SYNC, Data, Address, R/W, ML, VP, M/X, E, VDA, VPA, φ1 (OUT), φ2 (OUT)	Vон	0.7 VDD	_	v
Output Low Voltage (Io∟ = <u>1.6mA)</u> SYNC, Data, Address, R/W, ML, VP, M/X, E, VDA, VPA, φ1 (OUT), φ2 (OUT)	Vol	_	0.4	v
Supply Current f = 2 MHz (No Load) f = 4 MHz f = 6 MHz f = 8 MHz	DD		10 20 30 40	mA mA mA mA
Standby Current (No Load; Data Bus = Vss or VDD; ¢2(IN) = ABORT = RES = NMI = IRQ = SO = BE = VDD)	ISB	· · ·	10	μA
Capacitance (ViN = 0V, Ta = 25°C, f = 2 MHz) Logic, ¢2 (IN) Address, Data, R/W (Off State)	Cin Cts	_	10 15	pF pF


#### AC Characteristics (G65SC802): $V_{DD}$ = 5.0V ±5%, Vss = 0V, TA = 0°C to +70°C


		2 MHz		4 N	IHz	6 N	IHz	8 N	IHz	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Cycle Time	tcyc	500	DC	250	DC	167	DC	125	DC	nS
Clock Pulse Width Low	tPWL	0.240	10	0.120	10	0.080	10	0.060	10	μS
Clock Pulse Width High	tрwн	240	~	120	×	80	×	60	~	nS
Fall Time, Rise Time	tF, tR	- 1	10	-	10		5	-	5	nS
Delay Time, $\phi$ 2 (IN) to $\phi$ 1 (OUT)	tD <b>¢</b> 1	-	40	-	40	-	40	-	40	nS
Delay Time, $\phi$ 2 (IN) to $\phi$ 2 (OUT)	tDø2	-	40	-	40	-	40	-	40	nS
Address Hold Time	taн	10	_	10	-	10		10	-	nS
Address Setup Time	tads	-	100	-	75	-	60	-	40	nS
Access Time	tacc	365	-	130		87	-	70		nS
Read Data Hold Time	tohr	10	_	10		10		10	-	nS
Read Data Setup Time	tDSR	40	—	30	-	20	—	15	-	nS
Write Data Delay Time	tMDS	-	100	- 1	70	-	60	-	40	nS
Write Data Hold Time	tohw	10	-	10	-	10	-	10	-	nS
Processor Control Setup Time	tPCS	40	-	30	-	20	-	15		nS
Processor Control Hold Time	tрсн	10	-	10	-	10		10	-	nS
E Output Hold Time	tен	10	-	10	—	5	— ·	5	-	nS
E Output Setup Time	tes	50	_	50	-	25		15	-	nS
Capacitive Load (Address, Data, and R/W)	Cext	- 1	100	- 1	100	-	35	-	35	pF

#### AC Characteristics (G65SC816): VDD = 5.0V $\pm$ 5%, Vss = 0V, TA = 0°C to +70°C

		2 N	2 MHz 4 MHz		6 N	Hz	8 N	lHz		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Cycle Time	tcyc	500	DC	250	DC	167	DC	125	DC	nS
Clock Pulse Width Low	tPWL	0.240	10	0.120	10	0.080	10	0.060	10	μS
Clock Pulse Width High	tрwн	240	×	120	×	80	×	60	×	nS
Fall Time, Rise Time	tr, tr	-	10		10		5	-	5	nS
A0-A15 Hold Time	taн	10		10		10	_	10	_	nS
A0-A15 Setup Time	tads	-	100	-	75	-	60		40	nS
BA0-BA7 Hold Time	tвн	10	_	10	—	10	-	10	_	nS
BA0-BA7 Setup Time	tBAS	-	100	-	90		65	—	45	nS
Access Time	tACC	365	-	130		87		70	-	nS
Read Data Hold Time	tDHR	10	-	10	—	10	-	10	—	nS
Read Data Setup Time	tDSR	40		30		20	-	15		nS
Write Data Delay Time	tMDS	-	100	-	70	-	60	_	40	nS
Write Data Hold Time	tohw	10	—	10	_	10		10	—	nS
Processor Control Setup Time	tPCS	40		30	-	20	-	15		nS
Processor Control Hold Time	tрсн	10		10	_	10	-	10	_	nS
E,MX Output Hold Time	tен	10		10	-	5	-	5	—	nS
E,MX Output Setup Time	tes	50		50		25		15	-	nS
Capacitive Load (Address, Data, and R/W)	Cext		100	-	100		35	-	35	pF
BE to High Impedance State	tвнz		30	-	30	-	30	-	30	nS
BE to Valid Data	tevo	-	30		30	—	30		30	nS

#### Timing Diagram (G65SC802)





3. Timing measurement points are 0.8V and 2.0V

#### \_\_\_\_\_

#### **Functional Description**

The G65SC802 offers the design engineer the opportunity to utilize both existing software programs and hardware configurations, while also achieving the added advantages of increased register lengths and faster execution times. The G65SC802's "ease of use" design and implementation features provide the designer with increased flexibility and reduced implementation costs. In the Emulation mode, the G65SC802 not only offers software compatibility, but is also hardware (pin-to-pin) compatible with 6502 designs...plus it provides the advantages of 16-bit internal operation in 6502-compatible applications. The G65SC802 is excellent direct replacement microprocessor for 6502 designs.

The G65SC816 provides the design engineer with upward mobility and software compatibility in applications where a 16-bit system configuration is desired. The G65SC816's 16-bit hardware configuration, coupled with current software allows a wide selection of system applications. In the Emulation mode, the G65SC816 offers many advantages, including full software compatibility with 6502 coding. In addition, the G65SC816's powerful instruction set and addressing modes make it an excellent choice for new 16-bit designs.

Internal organization of the G65SC802 and G65SC816 can be divided into two parts: 1) The Register Section, and 2) The Control Section. Instructions (or opcodes) obtained from program memory are executed by implementing a series of data transfers within the Register Section. Signals that cause data transfers to be executed are generated within the Control Section. Both the G65SC802 and the G65SC816 have a 16-bit internal architecture with an 8-bit external data bus.

#### Instruction Register and Decode

An opcode enters the processor on the Data Bus, and is latched into the Instruction Register during the instruction fetch cycle. This instruction is then decoded, along with timing and interrupt signals, to generate the various Instruction Register control signals.

#### **Timing Control Unit (TCU)**

The Timing Control Unit keeps track of each instruction cycle as it is ex-

ecuted. The TCU is set to zero each time an instruction fetch is executed, and is advanced at the beginning of each cycle for as many cycles as is required to complete the instruction. Each data transfer between registers depends upon decoding the contents of both the Instruction Register and the Timing Control Unit.

#### Arithmetic and Logic Unit (ALU)

All arithmetic and logic operations take place within the 16-bit ALU. In addition to data operations, the ALU also calculates the effective address for relative and indexed addressing modes. The result of a data operation is stored in either memory or an internal register. Carry, Negative, Overflow and Zero flags may be updated following the ALU data operation.

Internal Registers (Refer to Figure 2, Programming Model)

#### Accumulator (A)

The Accumulator is a general purpose register which stores one of the operands, or the result of most arithmetic and logical operations. In the Native mode (E=0), when the Accumulator Select Bit (M) equals zero, the Accumulator is established as 16 bits wide. When the Accumulator Select Bit (M) equals one, the Accumulator is 8 bits wide. In this case, the upper 8 bits (AH) may be used for temporary storage in conjunction with the Exchange AH and AL instruction.

#### Data Bank (DB)

During the Native mode (E=0), the 8-bit Data Bank Register holds the default bank address for memory transfers. The 24-bit address is composed of the 16-bit instruction effective address and the 8-bit Data Bank address. The register value is multiplexed with the data value and is present on the Data/Address lines during the first half of a data transfer memory cycle for the G65SC816. The Data Bank Register is initialized to zero during Reset.

#### Direct (D)

The 16-bit Direct Register provides an address offset for all instructions using direct addressing. The effective bank zero address is formed by adding the 8-bit instruction operand address to the Direct Register. The Direct Register is initialized to zero during Reset.

#### index (X and Y)

There are two Index Registers (X and Y) which may be used as general purpose registers or to provide an index value for calculation of the effective address. When executing an instruction with indexed addressing, the microprocessor fetches the opcode and the base address, and then modifies the address by adding the Index Register contents to the address prior to performing the desired operation. Pre-indexing or postindexing of indirect addresses may be selected. In the Native mode (E=0), both Index Registers are 16 bits wide (providing the Index Select Bit (X) equals zero). If the Index Select Bit (X) equals one, both registers will be 8 bits wide.

#### **Processor Status (P)**

The 8-bit Processor Status Register contains status flags and mode select bits. The Carry (C), Negative (N), Overflow (V), and Zero (Z) status flags serve to report the status of most ALU operations. These status flags are tested by use of Conditional Branch instructions. The Decimal (D), IRQ Disable (I), Memory/Accumulator (M), and Index (X) bits are used as mode select flags. These flags are set by the program to change microprocessor operations.

The Emulation (E) select and the Break (B) flags are accessible only through the Processor Status Register. The Emulation mode select flag is selected by the Exchange Carry and Emulation Bits (XCE) instruction. Table 2, G65SC802 and G65SC816 Mode Comparison, illustrates the features of the Native (E=0) and Emulation (E=1) modes. The M and X

flags are always equal to one in the Emulation mode. When an interrupt occurs during the Emulation mode, the Break flag is written to stack memory as bit 4 of the Processor Status Register.

#### Program Bank (PB)


The 8-bit Program Bank Register holds the bank address for all instruction fetches. The 24-bit address consists of the 16-bit instruction effective address and the 8-bit Program Bank address. The register value is multiplexed with the data value and presented on the Data/Address lines during the first half of a program memory read cycle. The Program Bank Register is initialized to zero during Reset.

#### Program Counter (PC)

The 16-bit Program Counter Register provides the addresses which are used to step the microprocessor through sequential program instructions. The register is incremented each time an instruction or operand is fetched from program memory.

#### Stack Pointer (S)

The Stack Pointer is a 16-bit register which is used to indicate the next available location in the stack memory area. It serves as the effective address in stack addressing modes as well as subroutine and interrupt processing. The Stack Pointer allows simple implementation of nested subroutines and multiple-level interrupts. During the Emulation mode, the Stack Pointer high-order byte (SH) is always equal to 01. The Bank Address is 00 for all Stack operations.



#### Signal Description

The following Signal Description applies to both the G65SC802 and the G65SC816 except as otherwise noted.

#### Abort (ABORT)-G65SC816

The Abort input prevents modification of any internal registers during execution of the current instruction. Upon completion of this instruction, an interrupt sequence is initiated. The location of the aborted opcode is stored as the return address in Stack memory. The Abort vector address is 00FFF8, 9 (Emulation mode) or 00FFE8, 9 (Native mode). Abort is asserted whenever there is a low level on the Abort input, and the  $\phi^2$  clock is high. The Abort internal latch is cleared during the second cycle of the interrupt sequence. This signal may be used to handle out-of-bounds memory references in virtual memory systems.

#### Address Bus (A0-A15)

These sixteen output lines form the Address Bus for memory and I/O exchange on the Data Bus. When using the G65SC816, the address lines may be set to the high impedance state by the Bus Enable (BE) signal.

#### **Bus Enable (BE)**

The Bus Enable input signal allows external control of the Address and Data Buffers, as well as the R/W signal. With Bus Enable high, the R/W and Address Buffers are active. The Data/Address Buffers are active during the first half of every cycle and the second half of a write cycle. When BE is low, these buffers are disabled. Bus Enable is an asynchronous signal.

#### Data Bus (D0-D7)-G65SC802

The eight Data Bus lines provide an 8-bit bidirectional Data Bus for use during data exchanges between the microprocessor and external memory or peripherals. Two memory cycles are required for the transfer of 16-bit values

#### Data/Address Bus (D0/BA0-D7/BA7)-G65SC816

These eight lines multiplex bits BA0-BA7 with the data value. The Bank address is present during the first half of a memory cycle, and the data value is read or written during the second half of the memory cycle. The Bank address external transparent latch should be latched when the  $\phi^2$  clock is high or RDY is low. Two memory cycles are required to transfer 16-bit values. These lines may be set to the high impedance state by the Bus Enable (BE) signal.

#### Emulation Status (E)—G65SC816 (Also Applies to G65SC802, 44-Pin Version)

The Emulation Status output reflects the state of the Emulation (E) mode flag in the Processor Status (P) Register. This signal may be thought of as an opcode extension and used for memory and system management.

#### Interrupt Request (IRQ)

The Interrupt Request input signal is used to request that an interrupt sequence be initiated. When the IRQ Disable (I) flag is cleared, a low input logic level initiates an interrupt sequence after the current instruction is completed. The Wait for Interrupt (WAI) instruction may be executed to ensure the interrupt will be recognized immediately. The Interrupt Request vector address is 00FFFE,F (Emulation mode) or 00FFEE,F (Native mode). Since IRQ is a level-sensitive input, an interrupt will occur if the interrupt source was not cleared since the last interrupt. Also, no interrupt will occur if the interrupt source is cleared prior to interrupt recognition.

#### Memory Lock (ML)—G65SC816 (Also Applies to G65SC802, 44-Pin Version)

The Memory Lock output may be used to ensure the integrity of Read-Modify-Write instructions in a multiprocessor system. Memory Lock indicates the need to defer arbitration of the next bus cycle. Memory Lock is low during the last three or five cycles of ASL, DEC, INC, LSR, ROL, ROR, TRB, and TSB memory referencing instructions, depending on the state of the M flag.

#### Memory/Index Select Status (M/X)-G65SC816

This multiplexed output reflects the state of the Accumulator (M) and Index (X) select flags (bits 5 and 4 of the Processor Status (P)Register). Flag M is valid during the  $\phi$ 2 clock positive transition. Instructions PLP, REP, RTI and SEP may change the state of these bits. Note that the M/X output may be invalid in the cycle following a change in the M or X bits. These bits may be thought of as opcode extensions and may be used for memory and system management.

#### Non-Maskable Interrupt (NMI)

A high-to-low transition initiates an interrupt sequence after the current instruction is completed. The Wait for Interrupt (WAI) instruction may be executed to ensure that the interrupt will be recognized immediately. The Non-Maskable Interrupt vector address is 00FFFA,B (Emulation mode) or 00FFEA,B (Native mode). Since NMI is an edge-sensitive input, an interrupt will occur if there is a negative transition while servicing a previous interrupt. Also, no interrupt will occur if NMI remains low.

#### Phase 1 Out (\$\$\phi1\$ (OUT))-G65SC802

This inverted clock output signal provides timing for external read and write operations. Executing the Stop (STP) instruction holds this clock in the low state.

#### Phase 2 In (*\phi*2 (IN))

This is the system clock input to the microprocessor internal clock generator (equivalent to  $\phi 0$  (IN) on the 6502). During the low power Standby Mode,  $\phi^2$  (IN) should be held in the high state to preserve the contents of internal registers.

#### Phase 2 Out (\$\$\phi\_2\$ (OUT))-G65SC802

This clock output signal provides timing for external read and write operations. Addresses are valid (after the Address Setup Time (TADS)) following the negative transition of Phase 2 Out. Executing the Stop (STP) instruction holds Phase 2 Out in the High state.

**Read/Write (R/\overline{W})** When the R/ $\overline{W}$  output signal is in the high state, the microprocessor is reading data from memory or I/O. When in the low state, the Data Bus contains valid data from the microprocessor which is to be stored at the addressed memory location. When using the G65SC816, the R/W signal may be set to the high impedance state by Bus Enable (BE).

#### Readv (RDY)

This bidirectional signal indicates that a Wait for Interrupt (WAI) instruction has been executed allowing the user to halt operation of the microprocessor. A low input logic level will halt the microprocessor in its current state (note that when in the Emulation mode, the G65SC802 stops only during a read cycle). Returning RDY to the active high state allows the microprocessor to continue following the next Phase 2 In Clock negative transition. The RDY signal is internally pulled low following the execution of a Wait for Interrupt (WAI) instruction, and then returned to the high state when a RES, ABORT, NMI, or IRQ external interrupt is provided. This feature may be used to eliminate interrupt latency by placing the WAI instruction at the beginning of the IRQ servicing routine. If the IRQ Disable flag has been set, the next instruction will be executed when the IRQ occurs. The processor will not stop after a WAI instruction if RDY has been forced to a high state. The Stop (STP) instruction has no effect on RDY.

#### Reset (RES)

The Reset input is used to initialize the microprocessor and start program execution. The Reset input buffer has hysteresis such that a simpl R-C timing circuit may be used with the internal pullup device. The RES signal must be held low for at least two clock cycles after Voo reaches operating voltage. Ready (RDY) has no effect while RES is being held low. During this Reset conditioning period, the following processor initialization takes place:

					Re	giste	e <b>rs</b>			
D	Ξ	0000							SH	= 01
DB	=	00							хн	= 00
PB	=	00							YH	= 00
		N	v	м	х	D	T	z	C/E	
Ρ	=	*	*	1	1	0	1	*	*/1 * =	Not Initialized

STP and WAI instructions are cleared.

	Signais
E = 1	VDA = 0
M/X = 1	VP = 1
R/₩ = 1	VPA = 0
SYNC = 0	

When Reset is brought high, an interrupt sequence is initiated:

R/W remains in the high state during the stack address cycles.

The Reset vector address is 00FFFC,D.

#### Set Overflow (SO)-G65SC802

A negative transition on this input sets the Overflow (V) flag, bit 6 of the Processor Status (P) Register.

#### Synchronize (SYNC)—G65SC802

The SYNC output is provided to identify those cycles during which the microprocessor is fetching an opcode. The SYNC signal is high during an opcode fetch cycle, and when combined with Ready (RDY), can be used for single instruction execution.

#### Valid Data Address (VDA) and

#### Valid Program Address (VPA)-G65SC816

These two output signals indicate the type of memory being accessed by the address bus. The following coding applies:

#### 

Internal Operation—Address and Data Bus available. Address outputs may be invalid due to low byte additions only.


- 0 1 Valid program address—may be used for program cache control.
- 1 0 Valid data address-may be used for data cache control.
- 1 1 Opcode fetch—may be used for program cache control and single step control.

#### VDD and Vss

Vod is the positive supply voltage and Vss is system ground. When using only one ground on the G65SC802 DIP package, pin 21 is preferred.

## Vector Pull (VP)—G65SC816 (Also Applies to G65SC802, 44-Pin Version)

The Vector Pull output indicates that a vector location is being addressed during an interrupt sequence.  $\overline{VP}$  is low during the last two interrupt sequence cycles, during which time the processor reads the interrupt vector. The  $\overline{VP}$  signal may be used to select and prioritize interrupts from several sources by modifying the vector addresses.





Function	G65SC802/816 Emulation	G65SC02	NMOS 6502
Decimal Mode:			
After Interrupts	0 → D	0 → D	Not initialized
N, Z Flags	Valid	Valid	Undefined
ADC, SBC	No added cycle	Add 1 cycle	No added cycle
Read-Modify-Write:			
<ul> <li>Absolute Indexed, No Page Crossing</li> </ul>	7 cycles	6 cycles	7 cycles
Write	Last 2 cycles	Last cycle	Last 2 cycles
<ul> <li>Memory Lock</li> </ul>	Last 3 cycles	Last 2 cycles	Not available
Jump Indirect:			
Cycles	5 cycles	6 cycles	5 cycles
<ul> <li>Jump Address, Operand = XXFF</li> </ul>	Correct	Correct	Invalid
Branch or Index Across Page Boundary	Read last program byte	Read last program byte	Read invalid address
0 → RDY During Write	G65SC802: Ignored until read G65SC816: Processor stops	Processor stops	Ignored until read
Write During Reset	No	Yes	No
Unused Opcodes	No operation	No operation	Undefined
φ1 (OUT), φ2 (OUT), SO, SYNC Signals	Available with G65SC802 only	Available	Available
RDY Signal	Bidirectional	Input	Input

#### Table 1. G65SC802 and G65SC816 Compatibility

Function	Emulation (E = 1)	Native (E = 0)
Stack Pointer (S)	8 bits in page 1	16 bits
Direct Index Address	Wrap within page	Crosses page boundary
Processor Status (P): . • Bit 4	Always one, except zero in stack after hardware interrupt	X flag (8/16-bit Index)
• Bit 5	Always one	M flag (8/16-bit Accumulator)
Branch Across Page Boundary	4 cycles	3 cycles
Vector Locations: ABORT BRK COP IRQ NMI RES	00FFF8,9 00FFFE,F 00FFF4,5 00FFFE,F 00FFFA,B 00FFFC,D	00FFE8,9 00FFE6,7 00FFE4,5 00FFEE,F 00FFEA,B 00FFEA,D (1 → E)
Program Bank (PB) During Interrupt, RTI	Not pushed, pulled	Pushed and pulled
0 → RDY During Write	G65SC802: Ignored until read G65SC816: Processor stops	Processor stops
Write During Read-Modify-Write	Last 2 cycles	Last 1 or 2 cycles depending on M fla

#### Table 2. G65SC802 and G65SC816 Mode Comparison

#### G65SC802 and G65SC816 Microprocessor Addressing Modes

The G65SC816 is capable of directly addressing 16 MBytes of memory. This address space has special significance within certain addressing modes, as follows:

#### **Reset and Interrupt Vectors**

The Reset and Interrupt vectors use the majority of the fixed addresses between 00FFE0 and 00FFFF.

#### Stack

The Native mode Stack address will always be within the range 000000 to 00FFFF. In the Emulation mode, the Stack address range is 000100 to 0001FF. The following opcodes and addressing modes can increment or decrement beyond this range when accessing two or three bytes: JSL; JSR (a,x); PEA; PEI; PER; PHD; PLD; RTL; d,s; (d,s),y.

#### Direct

The Direct addressing modes are often used to access memory registers and pointers. The contents of the Direct Register (D) is added to the offset contained in the instruction operand to produce an address in the range 000000 to 00FFFF. Note that in the Emulation mode, [Direct] and [Direct], addressing modes and the PEI instruction will increment from 0000FE or 0000FF into the Stack area, even if D=0.

#### **Program Address Space**

The Program Bank register is not affected by the Relative, Relative Long, Absolute, Absolute Indirect, and Absolute Indexed Indirect addressing modes or by incrementing the Program Counter from FFFF. The only instructions that affect the Program Bank register are: RTI, RTL, JML, JSL, and JMP Absolute Long. Program code may exceed 64K bytes although code segments may not span bank boundaries.

#### **Data Address Space**

The data address space is contiguous throughout the 16 MByte address space. Words, arrays, records, or any data structures may span 64 KByte bank boundaries with no compromise in code efficiency. As a result, indexing from page FF in the G65SC802 may result in data accessed in page zero. The following addressing modes generate 24-bit effective addresses.

- Direct Indexed Indirect (d,x)
- Direct Indirect Indexed (d),y
- Direct Indirect (d)
- Direct Indirect Long [d]
- Direct Indirect Indexed Long [d],y
  Absolute
- Absolute.x
- Absolute x
- Absolute iong

- Absolute long indexed
- Stack Relative Indirect Indexed (d,s),y

The following addressing mode descriptions provide additional detail as to how effective addresses are calculated.

Twenty-four addressing modes are available for use with the G65SC802 and G65SC816 microprocessors. The "long" addressing modes may be used with the G65SC802; however, the high byte of the address is not available to the hardware. Detailed descriptions of the 24 addressing modes are as follows:

#### 1. Immediate Addressing-#

The operand is the second byte (second and third bytes when in the 16-bit mode) of the instruction.

#### 2. Absolute—a

With Absolute addressing the second and third bytes of the instruction form the low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the operand address.

Instruction:	opcode	addrl	addrh
Operand Address:	DB	addrh	addrl


#### 3. Absolute Long—al

The second, third, and fourth byte of the instruction form the 24-bit effective address.

Instruction:	opcode	addrl	addrh	baddr
Operand Address:	baddr	addrh	addri	

#### 4. Direct-d

The second byte of the instruction is added to the Direct Register (D) to form the effective address. An additional cycle is required when the Direct Register is not page aligned (DL not equal 0). The Bank register is always 0.



#### 5. Accumulator—A


This form of addressing always uses a single byte instruction. The operand is the Accumulator.

#### 6. Implied-

Implied addressing uses a single byte instruction. The operand is implicitly defined by the instruction.


#### 7. Direct Indirect Indexed—(d),y

This address mode is often referred to as Indirect,Y. The second byte of the instruction is added to the Direct Register (D). The 16-bit contents of this memory location is then combined with the Data Bank register to form a 24-bit base address. The Y Index Register is added to the base address to form the effective address.




#### 8. Direct Indirect Indexed Long-[d],y

With this addressing mode, the 24-bit base address is pointed to by the sum of the second byte of the instruction and the Direct Register. The effective address is this 24-bit base address plus the Y Index Register.




#### 9. Direct indexed Indirect—(d,x)

This address mode is often referred to as Indirect, X. The second byte of the instruction is added to the sum of the Direct Register and the X Index Register. The result points to the low-order 16 bits of the effective address. The Data Bank Register contains the highorder 8 bits of the effective address.




#### 10. Direct Indexed With X-d,x

The second byte of the instruction is added to the sum of the Direct Register and the X Index Register to form the 16-bit effective address. The operand is always in Bank 0.



#### 11. Direct Indexed With Y-d,y

The second byte of the instruction is added to the sum of the Direct Register and the Y Index Register to form the 16-bit effective address. The operand is always in Bank 0.



#### 12. Absolute Indexed With X-a,x

The second and third bytes of the instruction are added to the X Index Register to form the low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the effective address.

Instruction	<u>ا</u> :	opcode	addri		addrh
		DB	addrh	ļ	addri
		+		l	X Reg
Operand Address:	Ī	ef	fective addr	ess	

#### 13. Absolute Indexed With Y-a,y

The second and third bytes of the instruction are added to the Y Index Register to form the low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the effective address.

Instruction:	opcode	addrl	addrh
	DB	addrh	addri
	+		Y Reg
Operand Address:	ef	fective add	ress

#### 14. Absolute Long Indexed With X-al,x

The second, third and fourth bytes of the instruction form a 24-bit base address. The effective address is the sum of this 24-bit address and the X Index Register.

Instruction:	opcode	addrl	a	ıddrh	baddr
I	baddr	addrh		addri	
	+			(Reg	
Operand Address:	ef	fective addre	ss		

1

#### 15. Program Counter Relative-r


This address mode, referred to as Relative Addressing, is used only with the Branch instructions. If the condition being tested is met, the second byte of the instruction is added to the Program Counter, which has been updated to point to the opcode of the next instruction. The offset is a signed 8-bit quantity in the range from -128 to 127. The Program Bank Register is not affected.

#### 16. Program Counter Relative Long-rl

This address mode, referred to as Relative Long Addressing, is used only with the Unconditional Branch Long instruction (BRL) and the Push Effective Relative instruction (PER). The second and third bytes of the instruction are added to the Program Counter, which has been updated to point to the opcode of the next instruction. With the branch instruction, the Program Counter is loaded with the result. With the Push Effective Relative instruction, the result is stored on the stack. The offset and result are both an unsigned 16-bit quantity in the range 0 to 65535.


#### 17. Absolute Indirect—(a)

The second and third bytes of the instruction form an address to a pointer in Bank 0. The Program Counter is loaded with the first and second bytes at this pointer. With the Jump Long (JML) instruction, the Program Bank Register is loaded with the third byte of the pointer.




#### 18. Direct Indirect-(d)

The second byte of the instruction is added to the Direct Register to form a pointer to the low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the effective address.



#### 19. Direct Indirect Long-[d]

The second byte of the instruction is added to the Direct Register to form a pointer to the 24-bit effective address.



#### 20. Absolute Indexed Indirect—(a,x)

The second and third bytes of the instruction are added to the X Index Register to form a 16-bit pointer in Bank 0. The contents of this pointer are loaded in the Program Counter. The Program Bank Register is not changed.


Instruction	ו: 🗌	opcode	addrl	addrh
			addrh	addrl
				X Reg
	I	00	add	ress
then:	PC	; = (addres	ss)	

#### 21. Stack-s

Stack addressing refers to all instructions that push or pull data from the stack, such as Push, Pull, Jump to Subroutine, Return from Subroutine, Interrupts, and Return from Interrupt. The bank address is always 0. Interrupt Vectors are always fetched from Bank 0.


#### 22. Stack Relative—d,s

The low-order 16 bits of the effective address is formed from the sum of the second byte of the instruction and the Stack Pointer. The high-order 8 bits of the effective address is always zero. The relative offset is an unsigned 8-bit quantity in the range of 0 to 255.



#### 23. Stack Relative Indirect Indexed—(d,s),y

The second byte of the instruction is added to the Stack Pointer to form a pointer to the low-order 16-bit base address in Bank 0. The Data Bank Register contains the high-order 8 bits of the base address. The effective address is the sum of the 24-bit base address and the Y Index Register.



#### 24. Block Source Bank, Destination Bank—xyc

This addressing mode is used by the Block Move instructions. The second byte of the instruction contains the high-order 8 bits of the destination address. The Y Index Register contains the low-order 16 bits of the destination address. The third byte of the instruction contains the high-order 8 bits of the source address. The X Index Register contains the low-order 16 bits of the source address. The Accumulator contains one less than the number of bytes to move. The second byte of the block move instructions is also loaded into the Data Bank Register.

Instruction:	opcode	dstbnk	srcbnk
•		dstbnk	→ DB
Source Address:		srcbnk	x
Destination Address:		DB	Y

Increment (MVN) or decrement (MVP) X and Y. Decrement A, (if greater than zero), then  $PC-3 \rightarrow PC$ .

## G65SC802/816

#### Notes on G65SC802/816 Instructions

#### All Opcodes Function in All Modes of Operation

It should be noted that all opcodes function in all modes of operation. However, some instructions and addressing modes are intended for G65SC816 24-bit addressing and are therefore less useful for the G65SC802. The following is a list of instructions and addressing modes which are primarily intended for G6SSC816 use:

#### JSL; RTL; [d]; [d],y; JMP al; JML; al; al,x

The following instructions may be used with the G65SC802 even though a Bank Address is not multiplexed on the Data Bus:

#### PHK; PHB; PLB

The following instructions have "limited" use in the Emulation mode:

- The REP and SEP instructions cannot modify the M and X bits when in the Emulation mode. In this mode the M and X bits will always be high (logic 1).
- When in the Emulation mode, the MVP and MVN instructions only move date in page zero since X and Y Index Register high byte is zero.

#### Indirect Jumps

The JMP (a) and JML (a) instructions use the direct Bank for indirect addressing, while JMP (a,x) and JSR (a,x) use the Program Bank for indirect address tables.

#### Switching Modes

When switching from the Native mode to the Emulation mode, the X and M bits of the Status Register are set high (logic 1), the high byte of the Stack is set to 01, and the high bytes of the X and Y Index Registers are set to 00. To save previous values, these bytes must always be stored before changing modes. Note that the low byte of the S, X and Y Registers and the low and high byte of the Accumulator AL and AH are not affected by a mode change.

#### **WAI Instruction**

The WAI instruction pulls RDY low and places the processor in the WAI "low power" mode. NMI, IRQ or RESET will terminate the WAI condition and transfer control to the interrupt handler routine. Note that an ABORT input will abort the WAI instruction, but will not restart the processor. When the Status Register I flag is set (IRO disabled), the IRO interrupt will cause the next instruction (following the WAI instruction) to be executed without going to the IRO interrupt handler. This method results in the highest speed response to an IRO input. When an interrupt is received after an ABORT which occurs during the WAI instruction, the processor will return to the WAI instruction. Other than RES (highest priority), ABORT is the next highest priority, followed by NMI or IRO interrupts.

#### **STP Instruction**

The STP instruction disables the  $\phi 2$  clock to all circuitry. When disabled, the  $\phi 2$  clock is held in the high state. In this case, the Data Bus will remain in the data transfer state and the Bank address will not be multiplexed onto the Data Bus. Upon executing the STP instruction, the RES signal is the only input which can restart the processor. The processor is restarted by enabling the  $\phi 2$  clock, which occurs on the falling edge of the RES input. Note that the external oscillator must be stable and operating properly before RES goes high.

#### Tranfers from 8-Bit to 16-Bit, or 16-Bit to 8-Bit Registers

All transfers from one register to another will result in a full 16-bit output from the source register. The destination register size will determine the number of bits actually stored in the destination register and the values stored in the processor Status Register. The following are always 16-bit transfers, regardless of the accumulator size:

#### TCS; TSC; TCD; TDC

#### Stack Transfers

When in the Emulation mode, a 01 is forced into SH. In this case, the B Accumulator will not be loaded into SH during a TCS instruction. When in the Native mode, the B Accumulator is transferred to SH. Note that in both the Emulation and Native modes, the full 16 bits of the Stack Register are transferred to the Accumulator, regardless of the state of the M bit in the Status Register.

#### Interrupt Processing Sequence

The interrupt processing sequence is initiated as the direct result of hardware Abort, Interrupt Request, Non-Maskable Interrupt, or Reset inputs.

The interrupt sequence can also be initiated as a result of the Break or Co-Processor instructions within the software. The following listings describe the function of each cycle in the interrupt processing sequence:

#### Hardware Interrupt-ABORT, IRQ, NMI, RES Inputs

Cycle E = 0	Cycle No. E = 0   E = 1 Address		Data	R/W	SYNC	VDA	VPA	VP	Description
1	1	PC	X	1	1	1	1	1	Internal Operation
2	2	PC	X	1	0	0	0	1	Internal Operation
3	[1]	S	PB	0	0	1	0	1	Write PB to Stack, S-1 → S
4	3	S	PCH [2]	0 [3]	0	1	0	1	Write PCH to Stack, S-1 → S
5	4	S	PCL [2]	0 [3]	0	1	0	1	Write PCL to Stack, S-1 → S
6	5	S	P [4]	0 [3]	0	1	0	1	Write P to Stack, S-1 → S
7	6	VL	(VL)	i	0	1	0	0	Read Vector Low Byte, 0 → PD, 1 → PI,00 → PB
8	7	VH	(VH)	1	0	1	0	0	Read Vector High Byte

#### Software Interrupt—BRK, COP Instructions

Cycle E = 0	e No.   E = 1	Address	Data	R/W	SYNC	VDA	VPA	VP	Description
1	1	PC-2	X	1	1	1	1	1	Opcode
2	2	PC-1	l x	1	0	0	1	1	Signature
3	[1]	s	PB	0	0	1	0	1	Write PB to Stack, S-1 → S
4	3	s	PCH	0	0	1	0	1	Write PCH to Stack, S-1 → S
5	4	s	PCL	0	0	1	0	1	Write PCL to Stack, S-1 → S
6	5	s	Р	0	0	1	0	1	Write P to Stack, S-1 → S
7	6	VL VL	(VL)	1	0	1	0	0	Read Vector Low Byte, 0 → PD, 1 → PI, 00 → PB
8	7	VH	(VH)	1	0	1	0	0	Read Vector High Byte

Notes:

[1] Delete this cycle in Emulation mode.

[2] Abort writes address of aborted opcode.
[3] R/W remains in the high state during Reset.
[4] In Emulation mode, bit 4 written to stack is changed to 0.

Name	Source	Emulation (E = 1)	Native (E = 0)	Priority Level
ABORT	Hardware	00FFF8,9	00FFE8,9	2
BRK	Software	00FFFE,F	00FFE6,7	N/A
COP	Software	00FFF4,5	00FFE4,5	N/A
IRQ	Hardware	00FFFE,F	00FFEE,F	4
NMI	Hardware	00FFFA,B	00FFEA,B	3
RES	Hardware	00FFFC,D	00FFFC,D (1 → E)	1

**Table 3. Vector Locations** 

### G65SC802/816

#### Table 4. G65SC802 and G65SC816 Instruction Set—Alphabetical Sequence

ADC	Add Memory to Accumulator with Carry
AND	"AND" Memory with Accumulator
ASL	Shift One Bit Left, Memory or Accumulator
BCC*	Branch on Carry Clear (Pc = 0)
BCS*	Branch on Carry Set (Pc = 1)
BEQ	Branch if Equal (Pz = 1)
BIT	Bit Test
BMI	Branch if Result Minus (PN = 1)
BNE	Branch if Not Equal (Pz = 0)
BPL	Branch if Result Plus (PN = 0)
BRA	Branch Always
BRK	Force Break
BRL	Branch Always Long
BVC	Branch on Overflow Clear (Pv = 0)
BVS	Branch on Overflow Set (Pv = 1)
CLC	
	Clear Carry Flag
CLD	Clear Decimal Mode
CLI	Clear Interrupt Disable Bit
CLV	Clear Overflow Flag
CMP*	Compare Memory and Accumulator
COP	Coprocessor
CPX	Compare Memory and Index X
CPY	Compare Memory and Index Y
DEC*	Decrement Memory or Accumulator by One
DEX	Decrement Index X by One
DEY	Decrement Index Y by One
EOR	"Exclusive OR" Memory with Accumulator
INC*	Increment Memory or Accumulator by One
INX	Increment Index X by One
INY	Increment Index Y by One
JML**	Jump Long
JMP	Jump to New Location
JSL**	Jump Subroutine Long
JSR	Jump to New Location Saving Return Address
LDA	Load Accumulator with Memory
LDX	Load Index X with Memory
LDY	Load Index Y with Memory
LSR	Shift One Bit Right (Memory or Accumulator)
MVN	Block Move Negative
MVP	Block Move Positive
NOP	No Operation
ORA	"OR" Memory with Accumulator
PEA	Push Effective Absolute Address on Stack (or Push Immediate
	Data on Stack)
PEI	Push Effective Indirect Address on Stack (add one cycle
	if DL ≠ 0)
000	

PER Push Effective Program Counter Relative Address on Stack

PHA Push Accumulator on Stack PHB Push Data Bank Register on Stack PHD Push Direct Register on Stack РНК Push Program Bank Register on Stack PHP Push Processor Status on Stack РНХ Push Index X on Stack PHY Push Index Y on Stack PLA Pull Accumulator from Stack Pull Data Bank Register from Stack PLB PLD Pull Direct Register from Stack PLP Pull Processor Status from Stack PLX Pull Index X from Stack PLY Pull Index Y form Stack REP **Reset Status Bits** Rotate One Bit Left (Memory or Accumulator) ROL ROR Rotate One Bit Right (Memory or Accumulator) RTI Return from Interrupt RTL **Return from Subroutine Long** RTS Return from Subroutine SBC Subtract Memory from Accumulator with Borrow SEC Set Carry Flag Set Decimal Mode SED Set Interrupt Disable Status SEL Set Processor Status Bits SEP STA Store Accumulator in Memory STP Stop the Clock Store Index X in Memory STX Store Index Y in Memory STY STZ Store Zero in Memory TAX Transfer Accumulator to Index X TAY Transfer Accumulator to Index Y TCD\* Transfer Accumulator to Direct Register TCS\* Transfer Accumulator to Stack Pointer Register TDC\* Transfer Direct Register to Accumulator TRB Test and Reset Bit Test and Set Bit TSB TSC\* Transfer Stack Pointer Register to Accumulator TSX Transfer Stack Pointer Register to Index X TXA Transfer Index X to Accumulator TXS Transfer Index X to Stack Pointer Register TXY Transfer Index X to Index Y TYA Transfer Index Y to Accumulator түх Transfer Index Y to Index X WAI Wait for Interrupt XBA\* Exchange AH and AL XCE Exchange Carry and Emulation Bits

#### \*Common Mnemonic Aliases

Mnemonic	Alias
BCC	BLT
BCS	BGE
CMP	CPA
DEC A	DEA
INC A	INA
TCD	TAD
TCS	TAS
TDC	TDA
TSC	TSA
XBA	SWA

\*\*JSL should be recognized as equivalent to JSR when it is specified with long absolute addresses. JML is equivalent to JMP with long addressing forced.

Table 5.	Arithmetic	and Logical	Instructions
----------	------------	-------------	--------------

										A	ddres	sing I	Mode									
		OPER	TION																			Ŷ
MNE- MONIC	M/X	E=1 or E=0 and M/X=1	E=0 and M/X=0	immed	accum	뉵	dir,x	dir,y	(dir)	(dir,x)	(dir),y	[dir]	[dir],y	abs	abs,x	abs,y	abs1	abs1,x	d,s	(d,s),y	STATUS NVMXDIZC	MNEMONIC
ADC AND ASL (2) BIT (1)	Pm Pm Pm Pm	AL+B+Pc→AL AL∧B →AL Pc⊷B⊷0 AL∧B	A+W+Pc→A A∧W →A Pc←W←0 A∧W	69 29 89	0A	65 25 06 24	75 35 16 34		72 32	61 21	71 31	67 27	77 37	6D 2D 0E 2C	7D 3D 1E 3C	79 39	6F 2F	7F 3F	63 23	73 33	N Z . A N Z C A	ADC AND ASL BIT
CMP CPX CPY DEC (2)	Pm Px Px Pm	AL-B XL-B YL-B B-1→B	A-W X-W Y-W W-1→W	C9 E0 C0	ЗA	C5 E4 C4 C6	D5 D6		D2	C1	D1	C7	D7	CD EC CC CE	DD DE	D9	CF	DF	C3	D3	N Z C C N Z C C	CMP CPX CPY DEC
EOR INC (2) LDA LDX	Pm Pm Pm Px	AL <del>∀</del> B→AL B+1→B B→AL B→XL	A <del>∀</del> W→A W+1→W W→A W→X	49 A9 A2	1A	45 E6 A5 A6	55 F6 B5	В6	52 B2	41 A1	51 B1	47 A7	57 B7	4D EE AD AE	5D FE BD	59 B9 BE	4F AF	5F BF	43 A3	53 B3	N Z . IN N Z . LI	OR NC DA DX
LDY LSR (2) ORA ROL (2)	Px Pm Pm Pm	B→YL 0→B→Pc ALVB→AL Pc←B←Pc	W→Y 0→W→Pc AVW→A PC-W⊷Pc	A0 09	4A 2A	A4 46 05 26	B4 56 15 36		12	01	11	07	17	AC 4E 0D 2E	BC 5E 1D 3E	19	0F	1F	03	13	0 Z C L N Z . O	.DY .SR DRA ROL
ROR (2) SBC STA (7) STX	Pm Pm Pm Px	PC→B <u>→</u> Pc AL-B-Pc→AL AL→B XL→B	Pc→W→Pc A-W-Pc→A A→W X→W	E9	6A	66 E5 85 86	76 F5 95	96	F2 92	E1 81	F1 91	E7 87	F7 97	6E ED 8D 8E	7E FD 9D	F9 99	EF 8F	FF 9F	E3 83	F3 93	N V Z C S	ROR SBC STA STX
STY STZ (7) TRB (8) TSB (8)	Px Pm Pm Pm	YL→B O→B AL∧B→B ALVB→B	Y→W O→W Ā∧W→W AVW→W			84 64 14 04	94 74							8C 9C 1C 0C	9E						· · · · · · · · S	STY STZ TRB TSB
						l	+ 1	ndd o	ne cy	cie if	DL ≠	0 →										
Emulatio Native (E 8 bit (M/)	E=0) M		cycles bytes	2 2	2 1	3 2	4	4	5 2	6 2	5 (3) 2	6 2	6 2	4	4 (3) 3	4 (3) 3	5 4	5 4	4	7 2		
Native M		E=0),	cycles	3.	2	4	5	5	6	7	6	7	7	5	- 5	5	6	5	5	8		
16 bit (M.	/X=0)		bytes	3	1	2	2	2	2	2	2	2	2	3	3	3	4	4	2	2		

- V logical OR
- Λ logical AND
- ✓ logical exclusive OR
- + arithmetic addition
- arithmetic subtraction
- ≠ not equal
- status bit not affected

- byte per effective address
- word per effective address
- relative offset
- Accumulator, AL low half of Accumulator
- Index Register, XL low half of X register
- Index Register, YL low half of Y register
- carry bit

в

w

Α

х

Y

Pc

- M/X effective mode bit in Status Register (Pm or Px)
- Ws word per stack pointer
- Bs byte per stack pointer

#### Notes:

1. BIT instruction does not affect N and V flags when using immediate addressing mode. When using other addressing modes, the N and V flags are respectively set to bits 7 and 6 or 15 and 14 of the addressed memory depending on mode (byte or word).

 For all Read/Modify/Write instruction addressing modes except accumulator— Add 2 cycles for E=1 or E=0 and Pm=1 (8-bit mode). Add 3 cycles for E=0 and Pm=0 (16-bit mode).

3. Add one cycle when indexing across page boundary and E=1 except for STA and STZ instructions.

- 4. If E=1 then 1→SH and XL→SL. If E=0 then X→S regardless of Pm or Px.
- 5. Exchanges the carry (Pc) and E bits. Whenever the E bit is set the following registers and status bits are locked into the indicated state: XH=0, YH=0, SH=1, Pm=1, Px=1.
- 6. Add 1 cycle if branch is taken. In Emulation (E=1) mode only-add 1 cycle if the branch is taken and crosses a page boundary.
- 7. Add 1 cycle in Emulation mode (E=1) for (dir),y; abs,x; and abs,y addressing modes.
- With TSB and TRB instruction, the Z flag is set or cleared by the result of AAB or AAW. For all Read/Modify/Write instruction addressing modes except accumulator— Add 2 cycles for E=1 or E=0 and Pm=1 (8-bit mode).
   Add 3 cycles for E=0 and Pm=0 (16-bit mode).

Mnemonic	Bytes	M/X	Cycles	Operation 8 Bit	Cycles	Operation 16 Bit	Implied	Stack	Relative	Status NVMXDIZC	Mnemonic
BCC (6) BCS (6) BEQ (6)	2 2 2		2 2 2	PC+r→PC PC+r→PC PC+r→PC	2 2 2	PC+r→PC PC+r→PC PC+r→PC			90 B0 F0	· · · · · · · · · ·	BCC BCS BEQ
BMI (6)	2		2	PC+r→PC	2	PC+r→PC			30		BMI
BNE (6) BPL (6) BRA (6) BVC (6)	2 2 2 2		2 2 2 2	PC+r⊸PC PC+r⊸PC PC+r⊸PC PC+r⊸PC	2 2 2 2	PC+r→PC PC+r→PC PC+r→PC PC+r→PC			D0 10 80 50	· · · · · · · · · · ·	BNE BPL BRA BVC
BVS (6) CLC CLD CLI	2 1 1		2 2 2 2	PC+r→PC 0→Pc 0→Pd 0→Pi	2 2 2 2	PC+r→PC 0→Pc 0→Pd 0→Pi	18 D8 58		70	· · · · · · · · · · · · · · · · · · ·	BVS CLC CLD
CLV DEX DEY INX	1 1 1 1	- Px Px Px	2 2 2 2 2 2 2	0→P1 0→Pv XL-1→XL YL-1→YL XL+1→XL	2 2 2 2 2	0→PV X-1→X Y-1→Y X+1→X	58 B8 CA 88 E8			0	CLI CLV DEX DEY INX
INY NOP PEA PEI	1 1 3 2	Px — —	2 2 5 6	YL+1→YL no operation W→Ws, S-2→S W→Ws, S-2→S	2 2 5 6	Y+1→Y no operation same same	C8 EA	F4 D4		N	INY NOP PEA PEI
PER PHA PHB PHD	3 1 1	 Pm 	6 3 3 4	W→Ws, S-2→S AL→Bs, S-1→S DB→Bs, S-1→S D→Ws, S-2→S	6 4 3 4	same A→Ws, S-2→S same same		62 48 8B 0B		· · · · · · · · · ·	PER PHA PHB PHD
РНК РНР РНХ РНҮ	1 1 1	- Px Px	3 3 3 3	PB→Bs, S-1→S P→Bs, S-1→S XL→Bs, S-1→S YL→Bs, S-1→S	3 3 4 4	same same X→Ws, S-2→S Y→Ws, S-2→S		4B 08 DA 5A		· · · · · · · · · · ·	РНК РНР РНХ РНҮ
PLA PLB PLD PLP	1 1 1	Pm 	4 4 5 4	S+1→S, Bs→AL S+1→S, Bs→DB S+2→S, Ws→D S+1→S, Bs→P	5 4 5 4	S+2→S, Ws→A same same same		68 AB 2B 28		N Z . N Z . N Z . N V M X D I Z C	PLA PLB PLD PLP
PLX PLY SEC SED	1 1 1	Px Px —	4 4 2 2	S+1→S, Bs→XL S+1→S, Bs→YL 1→Pc 1→Pd	5 5 2 2	S+2→S, Ws→X S+2→S, Ws→Y 1→Pc 1→Pd	38 F8	FA 7A		N Z . N Z . 1 1	PLX PLY SEC SED
SEI TAX TAY TCD	1 1 1	 Px Px 	2 2 2 2	1→Pi AL→XL AL→YL A→D	2 2 2 2	1→Pi A→X A→Y A→D	78 AA A8 5B			1 N Z . N Z . N Z .	SEI TAX TAY TCD
TCS TDC TSC TSX	1 1 1	  Px	2 2 2 2	A⊸S D→A S→A SL→XL	2 2 2 2	A→S D→A S→A S→X	1B 7B 3B BA			N	TCS TDC TSC TSX
TXA TXS TXY TYA	1 1 1	Pm — Px Pm	2 2 2 2	XL→AL see note 4 XL→YL YL→AL	2 2 2 2	XA XS XY YA	8A 9A 9B 98			N Z .  N Z . N Z .	TXA TXS TXY TYA
TYX XCE	1	Px —	2 2	YL→XL see note 5	2 2	Y→X see note 5	BB FB			N Z . C	TYX

Table 6. Branch, Transfer, Push, Pull, and Implied Addressing Mode Instructions

See Notes on page 13.

		Op			Status			
Mnemonic	Addressing Mode	Code	Cycles	Bytes	NVMXDIZC	Mnemonic	Function	
BRK	stack	00	7/8	2	0 1	BRK	See discussion in Interrupt Processing Sequence section.	
BRL	relative long	82	3	3		BRL	PC+r→PC where -32768 <r<32767.< td=""></r<32767.<>	
COP	stack	02	7/8	2	0 1	COP	See discussion in Interrupt Processing Sequence section.	
JML	absolute indirect	DC	6	3		JML	W-PC, B-PB	
JMP	absolute	4C	3	3		JMP	W→PC	
JMP	absolute indirect	6C	5	3		JMP	W→PC	
JMP	absolute indexed indirect	7C	6	3		JMP	W→PC	
JMP	absolute long	5C	4	4		JMP	W→PC, B→PB	
JSL	absolute long	22	8	4		JSL	PB→Bs, S-1→S, PC→Ws, S-2→S, W→PC B→PB	
JSR	absolute	20	6	3		JSR	PC→Ws, S-2→S, W→PC	
JSR	absolute indexed indirect	FC	6	3		JSR	PC→Ws, S-2→S, W→PC	
MVN	block	54	7/byte	3		MVN	See discussion in Addressing Mode section	
MVP	block	44	7/byte	3		MVP		
REP	immediate	C2	3	2	NVMXDIZC	REP	P∧B→P	
RTI	stack	40	6/7	1	NVMXDIZC	RTI	S+1→S, Bs→P, S+2→S, Ws→PC, if E=0 then S+1→S, Bs→PB	
RTL	stack	6B	6	1		RTL	S+2→S, Ws+1→PC, S+1→S, Bs→PB	
RTS	stack	60	6	1		RTS	S+2→S, Ws+1→PC	
SEP	immediate	E2	3	2	NVMXDIZC	SEP	PVB→P	
STP	implied	DB	3+	1		STP	Stop the clock. Requires reset to continue.	
WAI	implied	СВ	3+	1		WAI	Wait for interrupt. RDY held low until interrupt.	
XBA	implied	EB	3	1	ΝΖ.	ХВА	Swap AH and AL. Status bits reflect final condition of AL.	

#### Table 7. Other Addressing Mode Instructions

See Notes on page 13.

नाह

Table 8. Opcode Matrix

M S D								LSD									M S D
	0	1	2	3	4	5	6	7	8	9	A	B	С	D	E	F	
0	BRK s	ORA (d,x)	COP s	ORA d,s	TSB d	ORA d	ASL d	ORA [d]	PHP s	ORA #	ASL A	PHD s	TSB a	ORA a	ASL a	ORA al	0
Ů	28	26	28	24	25	23	25	26	13	22	12	14	36	34	36	45	ľ
1	BPLr 22	ORA (d),y 2 5	ORA (d) 2 5	ORA (d,s).y 2 7	TRBd 25	ORA d,x 2 4	ASL d,x 2 6	ORA [d],y 2 6	CLC i 1 2	ORA a,y 3 4	INC A 1 2	TCS i 1 2	TRB a 36	ORA a,x 3 4	ASLa,x 37	ORA al,x 4 5	1
2	JSR a 36	AND (d.x) 2 6	JSL al 48	AND d,s 2 4	BITd 23	AND d 2 3	ROLd 25	AND [d] 2 6	PLPs 14	AND # 2 2	ROL A 1 2	PLD s 1 5	BITa 34	AND a 34	ROLa 36	AND al 45	2
3	BMIr 22	AND (d),y 2 5	AND (d) 2 5	AND (d,s),y 2 7	BIT d,x 2 4	AND d,x 2 4	ROL d,× 2 6	AND [d],y 2 6	SEC i 1 2	AND a,y 34	DEC A	TSC i 1 2	BITa,x 34	AND a,x 3 4	ROLa,x 37	AND al,x 4 5	3
4	RTIS 17	EOR (d,x) 2 6	reserve 2 2	EOR d,s 2 4	MVP xya 37	EOR d 23	LSR d 25	EOR [d] 2 6	PHAs 13	EOR# 2 2	LSR A 1 2	PHK s 1 3	JMPa 33	EOR a 34	LSR a 36	EOR al 45	4
5	BVCr 22	EOR (d).y 2 5	EOR (d) 2 5	EOR (d,s),y 2 7	MVN xya 3 7	EOR d,x 2 4	LSR d,x 2 6	EOR [d].y 2 6	CLI i 1 2	EOR a,y 3 4	PHYs 13	TCD i 1 2	JMP al 44	EOR a,x 3 4	LSR a,x 3 7	EOR al,x 4 5	5
6	RTSs 16	ADC (d,x) 2 6	PERs 36	ADC d,s 2 4	STZ d 23	ADC d 2 3	ROR d 25	ADC [d] 2 6	PLAs 14	ADC # 2 2	ROR A	RTLs 16	JMP (a) 3 5	ADCa 34	ROR a 3 6	ADC al 45	6
7	BVSr 22	ADC (d),y 2 5	ADC (d) 2 5	ADC (d,s),y 2 7	STZ d,x 2 4	ADC d,x 2 4	ROR d,x 2 6	ADC [d],y 2 6	SELI 1 2	ADC a,y 3 4	PLY s 1 4	TDC i 1 2	JMP (a,x) 3 6	ADC a,x 3 4	ROR a,x 3 7	ADC al,x 4 5	7
8	BRAr 22	STA (d,x) 2 6	BRL ri 33	STA d,s 2 4	STY d 2 3	STAd 23	STX d 2 3	STA [d] 2 6	DEYi 12	BIT# 2 2	TXA i 12	PHB s 1 3	STYa 34	STA a 34	STXa 34	STA al 45	8
9	BCC r 2 2	STA (d),y 2 6	STA (d) 2 5	STA (d,s),y 2 7	STY d,x 2 4	STA d,x 2 4	STX d,y 2 4	STA [d].y 2 6	TYAi 12	STA a,y 35	TXSi 12	TXY i 1 2	STZa 34	STA a,x 3 5	STZa,x 35	STA al,x 4 5	9
<b>A</b>	LDY # 2 2	LDA (d,x) 2 6	LDX # 2 2	LDA d,s 2 4	LDY d 2 3	LDA d 2 3	LDX d 2 3	LDA [d] 2 6	TAYi 12	LDA # 2 2	TAX i 1 2	PLBs 14	LDYa 34	LDA a 34	LDXa 34	LDA al 45	•
в	BCSr 22	LDA (d),y 2 5	LDA (d) 2 5	LDA (d,s),y 2 7	LDY d.x 2 4	LDA d,x 2 4	LDX d,y 2 4	LDA [d].y 2 6	CLV i 1 2	LDA a,y 3 4	TSX i 1 2	TYX i 1 2	LDY a,x 3 4	LDA a,x 3 4	LDXa,y 34	LDA al,x 4 5	в
с	CPY # 2 2	CMP (d,x) 2 6	REP # 2 3	CMP d,s 2 4	CPY d 2 3	CMPd 23	DEC d 25	CMP [d] 2 6	INY i 1 2	CMP # 2 2	DEX i 1 2	WALI 1 3	CPYa 34	CMPa 34	DECa 36	CMPal 45	c
D	BNEr 22	CMP (d).y 2 5	CMP (d) 2 5	CMP (d,s).y 2 7	PEIs 26	CMP d,x 2 Å	DEC d,x 2 6	CMP [d],y 2 6	CLD i 1 2	CMP a,y 3 4	PHXs 13	STPi 13	JML (a) 3 6	CMP a,x 3 4	DECa,x 37	CMPal,x 45	D
E	CPX # 2 2	SBC (d,x) 2 6	SEP # 2 3	SBC d,s 2 4	CPX d 2 3	SBCd 23	INC d 25	SBC [d] 2 6	INX i 1 2	SBC # 2 2	NOP i 1 2	XBAi 13	CPXa 34	SBCa 34	INCa 36	SBCal 45	E
F	BEQ r 2 2	SBC (d),y 2 5	SBC (d) 2 5	SBC (d,s),y 2 7	PEAs 35	SBC d,x 2 4	INC d,x 2 6	SBC [d],y 2 6	SED i 1 2	SBC a,y 3 4	PLX s 1 4	XCE i 1 2	JSR (a,x) 3 6	SBC a,x 3 4	INCa,x 37	SBC al,x 4 5	F
	0	1	2	3	4	5	6	7	8	9	A	B	С	D	E	F	

symbol	addressing mode	symbol	addressing mode
#	immediate	(d)	direct indirect long
A	accumulator	[d],y	direct indirect indexed long
r	program counter relative	а	absolute
rl	program counter relative long	a,x	absolute indexed (with x)
i	implied	a,y	absolute indexed (with y)
S	stack	al	absolute long
d	direct	al,x	absolute indexed long
d,x	direct indexed (with x)	d.s	stack relative
d,y	direct indexed (with y)	(d,s),y	stack relative indirect indexed
(d)	direct indirect	(a)	absolute indirect
(d,x)	direct indexed indirect	(a,x)	absolute indexed indirect
(d),y	direct indirect indexed	хуа	block move

leg	end
instruction mnemonic	addressing mode
base number of bytes	base number of cycles

#### Microcircuits

## G65SC802/816

Table 9. Detailed Instruction Operation

							Table 9.	Detaile	d Ins	truct
	ADDRESS MODE	CYCLE	VP,	ML,	VDA,	VPA	ADDRESS BUS	DATA BUS	R/Ŵ	
1.	Immediate#	1.	1	1	1	1	PBR.PC	Op Code	!	7.
	(LDY,CPY,CPX,LDX,ORA, AND,EOR,ADC,BIT,LDA, (1)(8)	2. 2a.	· ¦	1	0	1	PBR.PC+1 PBR.PC+2	IDL IDH	1	
	CMP.SBC REP.SEP) (14 Op Codes)									
	(2 and 3 bytes)									
2a	(2 and 3 cycles) Absolute—a	1.	1	1	1	1	PBR,PC	Op Code	1	
20.	(BIT,STY,STZ,LDY,	2.	1	1	0	1	PBR,PC+1	AAL	1	8.
	CPY,CPX,STX,LDX, ORA,AND,EOR,ADC,	3. 4.	1	1	0	1 0	PBR,PC+2 DBR,AA	AAH Data Low	1 1/0	
	STALDA.CMP.SBC) (1) (16 Op Codes)	4a.	1	1	1	0	DBR,AA+1	Data High	1/0	
	(3 bytes)									
2b	(4 and 5 cycles) Absolute (R-M-W)—a	1.	1	1	1	1	PBR,PC	Op Code	1	
		2	1	1	0	1	PBR,PC+1	AAL	1	9.
	(ASL,ROL,LSR,ROR DEC,INC,TSB,TRB)	3. 4.	1	1 0	0 1	1 0	PBR,PC+2 DBR,AA	AAH Data Low	1	
	(8 Op Codes) (1) (3 bytes) (3)	4a. 5.	1	0	1	0	DBR,AA+1 DBR,AA+1	Data High IO	1	
	(6 and 8 cycles) (1)	6a. 6.	1	0	1	0	DBR,AA+1 DBR,AA	Data High	0	
2c.	Absolute (JUMP)a	о. 1.	;	1	1	1	PBR,PC	Data Low Op Code	1	
	(JMP)(4C) (1 Op Code)	2. 3.	1	1	0	1	PBR,PC+1 PBR,PC+2	NEW PCL NEW PCH	1	10a.
	(3 bytes)	3. 1.	i	÷	1	÷	PBR, NEW PC	New Op Code	i	
24	(3 cycles) Absolute (Jump to	1.	1	1	1	1	PBR.PC	Op Code	1	
20.	subroutine)-a	2.	1	1	0	1	PBR,PC+1	NEW PCL	1	
	(JSR) (1 Op Code)	3. 4.	1	1	0	1	PBR,PC+2 PBR,PC+2	NEW PCH	1	10b.
	(3 bytes)	5. 6.	1	1	1	0 0	0.S 0,S-1	PCH	0	
	(6 cycles) (different order from N6502)	0. 1.	i	i	i	1	PBR,NEW PC	New Op Code	1	
<b>★</b> 3a.	Absolute Long—al (ORA,AND,EOR,ADC	1. 2.	1	1	1 0	1	PBR.PC PBR.PC+1	Op Code AAL	1	
	STA,LDA,CMP,SBC)	3.	1	1	0	1	PBR,PC+2	AAH	1	
	(8 Op Codes) (4 bytes)	4. 5.	1	1	0	1	PBR,PC+3 AAB,AA	AAB Data Low	1 1/0	
	(5 and 6 cycles) (1)	5a.	1	1	1	0	AAB,AA+1	Data High	1/0	11.
#3D.	Absolute Long (JUMP)—al (JMP)	1. 2.	1	1	0	1	PBR,PC PBR,PC+1	Op Code NEW PCL	1	
	(1 Op Code) (4 bytes)	3. 4.	1	1.	0	1	PBR,PC+2 PBR,PC+3	NEW PCH NEW BR	1	
	(4 cycles)	1.	i	i	ĭ	1	NEW PBR.PC	New Op Code		
									1	12a.
<b>#</b> 3c.	Absolute Long (Jump to Subroutine Long)—al	1.	1	1	1	1	PBR,PC	Op Code NEW PCL	1	
	(JSL)	2. 3.	1	1	0	1	PBR,PC+1 PBR,PC+2	NEW PCH	1	
	(1 Op Code) (4 bytes)	4. 5.	1	1	1	0 0	0,S 0,S	PBR IO	0	
	(7 cycles)	6. 7.	1	1	0	1 0	PBR,PC+3 0.S-1	NEW PBR PCH	1	12b.
		8.	1	1	1	0	0.S-2	PCL	ō	
40	Direct-d	1. 1.	1	1	1	1	NEW PBR.PC PBR.PC	New Op Code Op Code	1	
40.	(BIT,STZ,STY,LDY,	2.	1	1	0	1	PBR,PC+1	DO	1	
	CPY.CPX.STX.LDX. (2) ORA.AND.EOR.ADC	2a. 3.	1	1	0	0 0	PBR,PC+1 0,D+DO	IO Data Low	1 1/0	
	STA,LDA,CMP,SBC) (1) (16 Op Codes)	3a.	1	1	1	0	0.D+DO+1	Data High	1/0	#13.
	(2 bytes)									
4b.	(3,4 and 5 cycles) Direct (R-M-W)d	1.	1	1	1	1	PBR,PC	Op Code	1	
	(ASL,ROL,LSR,ROR	2. 2a.	1	1	0	1	PBR.PC+1 PBR.PC+1	DO	1	
	DEC.INC.TSB.TRB) (2) (8 Op Codes)	3.	1	Ó	1	ō	0,D+DO	Data Low	1	14.
	(2 bytes) (1) (5,6,7 and 8 cycles) (3)	3a. 4.	1	0	1	0	0.D+DO+1 0.D+DO+1	Data High IO	1	
	(1)	5a. 5.	1	0	1.	0	0,D+DO+1 0,D+DO	Data High Data Low	0	
5.	Accumulator-A	1.	1	1	1	1	PBR.PC	Op Code	1	
	(ASL.INC.ROL.DEC.LSR.ROR) (6 Op Codes)	2.	1	1	0	0	PBR,PC+1	10	1	15.
	(1 byte)									
6a.	(2 cycles) Implied—i	1.	1	1	1	1	PBR,PC	Op Code	1	
	(DEY, INY, INX, DEX, NOP, XCE, TYA, TAY, TXA, TXS,	2.	1	1	Ó	0	PBR,PC+1	10	1	<b>*</b> 16.
	TAX, TSX, TCS, TSC, TCD.									
	TDC,TXY,TYX,CLC.SEC, CLI,SEI,CLV,CLD,SED)									
	(25 Op Codes) (1 byte)									
	(2 cycles)									17a.
<b>*6</b> b.	Implied—i (XBA)	1. 2.	1	1	1 0	1 0	PBR.PC PBR.PC+1	Op Code IO	1	
	(1 Op Code)	3.	i	i	ŏ	ŏ	PBR.PC+1	10	i	
	(1 byte) (3 cycles)									#17b.
• 6r	Wait For Interrupt						RDY			
	(WAI)	1.	!	1	1	1	1 PBR.PC	Op Code	!	
	(1 byte)	2. 3.	1	1	0	0	1 PBR,PC+1 0 PBR,PC+1	10 10	1	
	(3 cycles) IRQ,NMI Stop-The-Clock	1.	1	1	1	1	1 PBR.PC+1	IRQ(BRK)	1	
÷ 60.	(STP)	1.	1	1	1	1	1 PBR,PC	Op Code	1	• 18.
	(1 Op Code) (1 byte) RES=1	2. 3.	1	1	0	0 0	1 PBR.PC+1 1 PBR.PC+1	10 10	1	
	(3 cycles) RES=0 RES=0	1c. 1b.	1	1	0 0	0 0	1 PBR,PC+1 1 PBR,PC+1	RES(BRK) RES(BRK)	1	
	RES=1	1a.	1	1	ò	Ō	1 PBR,PC+1	RES(BRK)	1	
	See 21a Stack (Hardware interrupt)	1.	1	1	1	1	1 PBR,PC+1	BEGIN	1	
				-						

ruci	ion Operation									_
-	ADDRESS MODE		CYCLE	VP,	, ML,	, VDA,		ADDRESS BUS PBR.PC		R/W
7.	Direct Indirect Indexed—(d (ORA,AND,EOR,ADC,	).y	2.	1	ł	0	1	PBR,PC+1	Op Code DO	1
	STA,LDA.CMP,SBC) (8 Op Codes)	(2)	2a. 3.	1	1	0	0	PBR,PC+1 0.D+DO		1
	(2 bytes)		4.	1	1	1	ō	0,D+DO+1	AAH	1
	(5.6,7 and 8 cycles)	(4)	4a. 5.	1	1	0	0	DBR,AAH,AAL+ DBR,AA+Y	YL IO Data Low	1 1/0
		(1)	5a.	-i	i	i	ŏ	DBR,AA+Y+1	Data High	1/0
8.	Direct Indirect Indexed Long[d],y		1.	1	1	1	1	PBR,PC	Op Code	1
	(ORA, AND, EOR, ADC,	(2)	2. 2a.	1	1	0	1 0	PBR,PC+1 PBR,PC+1	DO 10	1
	STA,LDA,CMP,SBC) (8 Op Codes)		3. 4.	1	1	1	0	0,D+DO 0,D+DO+1	AAL AAH	1
	(2 bytes)		5.	i	i	i	ŏ	0,D+DO+2	AAB	1
	(6,7 and 8 cycles)	(1)	6. 6a.	1	1	1	0	AAB,AA+Y AAB,AA+Y+1	Data Low Data High	1/0 1/0
9.	Direct Indexed Indirect-(d		1.	1	i	i	1	PBR,PC	Op Code	1
	(ORA.AND.EOR.ADC, STA,LDA.CMP,SBC)		2.	1	1	0	1	PBR,PC+1	DO	1
	(8 Op Codes)	(2)	2a. 3.	÷	1	0	0	PBR,PC+1 PBR,PC+1	10	;
	(2 bytes) (6,7 and 8 cycles)		4. 5.	1	1	1	0	0,D+DO+X 0,D+DO+X+1	AAL AAH	1
	(0,7 and 8 cycles)		6.	i	i	÷	ŏ	DBR,AA	Data Low	1/0
	Direct V du	(1)	6a.	1	1	1	0	DBR,AA+1	Data High	1/0
10a.	Direct,Xd,x (BIT,STZ,STY,LDY,		1. 2.	1	1	1	1	PBR,PC PBR,PC+1	Op Code DO	1
	ORA, AND, EOR, ADC,	(2)	2a. 3.	1	1	0	0	PBR,PC+1	10	1
	STA,LDA,CMP,SBC) (12 Op Codes)		3. 4.	÷	÷	0	0	PBR,PC+1 0,D+DO+X	Data Low	1/0
	(2 bytes) (4,5 and 6 cycles)	(1)	4a.	1	1	1	0	0,D+DO+X+1	Data High	1/0
10b.	Direct,X (R-M-W)-d,x		1.	1	1	1	1	PBR.PC	Op Code	1
	(ASL,ROL,LSR,ROR,		2.	1	1	Ó	1	PBR,PC+1	DO	į
	DEC.INC) (6 Op Codes)	(2)	2a. 3.	1	1	0	0	PBR,PC+1 PBR,PC+1	10	ł
	(2 bytes)	(1)	4. 4a.	1	0	1	0	0.D+DO+X	Data Low	1
	(6,7,8 and 9 cycles)	(1) (3)	5.	1	0 0	ò	ô	0,D+DO+X+1 0,D+DO+X+1	Data High IO	;
		(1)	6a. 6.	-1	0	1	0	0,D+DO+X+1 0,D+DO+X	Data High Data Low	0
11.	Direct, Y-d,y		1.	1	1	1	1	PBR,PC	Op Code	1
	(STX,LDX)	(3)	2.	1	1	0	1	PBR,PC+1	DO	1
	(2 Op Codes) (2 bytes)	(2)	2a. 3.	i	1	0 0	0 0	PBR,PC+1 PBR,PC+1	10 10	1
	(4,5 and 6 cycles)	(1)	4. 4a.	1	1	1	0 0	0,D+DO+Y 0,D+DO+Y+1	Data Low Data High	1/0 1/0
12a.	Absolute,Xa,x	(1)	4a. 1.	i	1	1	1	PBR,PC	Op Code	1
	(BIT,LDY,STZ,		2.	1	1	0	1	PBR,PC+1	AAL	1
	ORA,AND,EOR,ADC, STA,LDA,CMP,SBC)	(4)	3. 3a.	1	1	0	1	PBR,PC+2 DBR,AAH,AAL+	AAH XLIO	;
	(11 Op Codes)		4. 48.	1	1	1	0	DBR,AA+X DBR,AA+X+1	Data Low	1/0
	(3 bytes) (4,5 and 6 cycles)	(1)	48.	'	•	1	0	UBR,AA+X+1	Data High	1/0
12b.			1.	1	1	1	1	PBR,PC	Op Code	1
	(ASL,ROL,LSR,ROR, DEC,INC)		2. 3.	1	1	0	1	PBR,PC+1 PBR,PC+2	AAL	1
	(6 Op Codes)		4.	1	1	ò	0	DBR.AAH.AAL+	XL IO	1
	(3 bytes) (7 and 9 cycles)	(1)	5. 5a.	1	0 0	1	0	DBR,AA+X DBR,AA+X+1	Data Low Data High	;
		(3) (1)	6. 7a,	1	0	0	0	DBR,AA+X+1	10	1
		(.,	7.	i	0 0	1	ŏ	DBR,AA+X+1 DBR,AA+X	Data High Data Low	0
<b>#13</b> .	Absolute Long,X-al,x		1.	1	1	1	1	PBR,PC	Op Code	1
	(ORA,AND,EOR,ADC, STA,LDA,CMP,SBC)		2. 3.	1	1	0	1	PBR,PC+1 PBR,PC+2	AAL	1
	(8 Op Codes)		4.	1	1	0	1	PBR,PC+3	AAB	1
	(4 bytes) (5 and 6 cycles)	(1)	5. 5a.	1	1	1	0	AAB,AA+X AAB,AA+X+1	Data Low Data High	1/0 1/0
14.	Absolute,Y-a,y		1.	1	1	1	1	PBR,PC	Op Code	1
	(LDX.ORA.AND.EOR.ADC, STA.LDA.CMP.SBC)		2. 3.	1	1	0	1	PBR,PC+1 PBR,PC+2	AAL	;
	(9 Op Codes)	(4)	3a.	1	1	Ó	0	DBR, AAH, AAL+	YL IO	1
	(3 bytes) (4,5 and 6 cycles)	(1)	4. 4a.	1	1	1	0	DBR,AA+Y DBR,AA+Y+1	Data Low Data High	1/0 1/0
15.	Relativer		1.	1	1	1	1	PBR,PC	Op Code	1
	(BPL.BMI,BVC,BVS,BCC, BCS,BNE,BEQ,BRA)	(5)	2. 2a.	1	1	0	1	PBR,PC+1 PBR,PC+2	Offset IO	1
	(9 Op Codes)	(6)	2b.	1	1	0	0	PBR.PC+2+OFF	10	1
	(2 bytes) (2,3 and 4 cycles)		1.	'	1	1	1	PBR,New PC	New Op Cod	e 1
<b>#</b> 16.	Relative Long-11		1.	1	1	1	1	PBR.PC	Op Code	1
	(BRL) (1 Op Code)		2. 3.	1	1	0	1	PBR,PC+1 PBR,PC+2	Offset Low Offset High	1
	(3 bytes)		4.	1	1	0	0	PBR,PC+2	10	1
17a	(4 cycles) Absolute Indirect —(a)		1.	1	1	1	1	PBR,New PC	New Op Cod	e 1 1
	(JMP)		2	i	÷	ò	i	PBR,PC+1	AAL	i
	(1 Op Code) (3 bytes)		3. 4.	1	1	0	1	PBR.PC+2 0,AA	AAH NEW PCL	1
	(5 cycles)		5.	1	1	1	ō	0,AA+1	NEW PCH	1
±175	Absolute Indirect —(a)		1. 1.	1	1	1	1	PBR,NEW PC PBR,PC	Op Code Op Code	1
- 170.	Absolute indirect (a)		2.	i	i	ò	÷	PBR.PC+1	AAL	1
	(JML) (1 Op Code)		3. 4.	1	1	0	1	PBR.PC+2 0.AA	AAH NEW PCL	1
	(3 bytes)		5.	1	1	1	Ó	0,AA+1	NEW PCH	i
	(6 cycles)		6. 1.	1	1	1	0	0,AA+2 NEW PBR,PC	NEW PBR New Op Cod	1 e 1
• 18.	Direct Indirect(d)		1.	1	1	1	1	PBR,PC	Op Code	1
	(ORA,AND,EOR,ADC, STA,LDA,CMP,SBC)	(2)	2. 2a.	1	1	0	1	PBR,PC+1 PBR,PC+1	DO IO	1
	(8 Op Codes)	(2)	3.	1	1	1	ō	0.D+DO	AAL	1
	(2 bytes) (5,6 and 7 cycles)		4. 5.	1	1	1	0	0,D+DO+1 DBR,AA	AAH Data Low	1 1/0
	(c,c uno : cycloa)	(1)	5a.	i	i	i	ŏ	DBR,AA+1	Data Low	1/0



\_ \_

## G65SC802/816

#### Table 9. Detailed Instruction Operation (continued)

				_	_			Tuble 0	. Detaile	
• •	ADDRESS MODE							ADDRESS BUS		R/W
*19	Direct Indirect Long-[d] (ORA.AND.EOR.ADC		1. 2.	1	1	1	1	PBR.PC PBR.PC+1	Op Code DO	1
	STA, LDA, CMP, SBC)	(2)	2a.	1	1	ŏ	0	PBR,PC+1	10	i.
	(8 Op Codes) (2 bytes)		3. 4.	1	1	1	0	0.D+DO 0.D+DO+1	AAL	1
	(6,7 and 8 cycles)		5.	÷	i	÷	ŏ	0,D+DO+1	AAB	1
			6.	1	1	1	0	AAB,AA	Data Low	1/0
20a	Absolute Indexed Indirect —	(1)	6a.	1	1	1	0	AAB,AA+1 PBR,PC	Data High	1/0
208	(JMP)	(a,x)	2.	i	1	ò	1	PBR,PC+1	Op Code AAL	1
	(1 Op Code)		3.	1	1	0	1	PBR,PC+2	AAH	1
	(3 bytes) (6 cycles)		4. 5.	1	1	0	0	PBR,PC+2 PBR,AA+X	IO NEW PCL	1
			6.	1	1	ō	1	PBR,AA+X+1	NEW PCH	i
+			1.	1	1	1	1	PBR, NEW PC	New Op Code	3 1
#200.	Absolute Indexed Indirect (Jump to Subroutine Indexed	+	1. 2.	1	1	1	1	PBR.PC PBR.PC+1	Op Code AAL	1
	Indirect) -(a,x)	-	3.	1	1	1	0	0,S	PCH	ò
	(JSR) (1 Op Code)		4. 5.	1	1	1	0	0,S-1 PBR,PC+2	PCL	0
	(3 bytes)		6.	i	i	0	ò	PBR,PC+2	10	i
	(8 cycles)		7. 8.	;	1	0	1	PBR,AA+X PBR,AA+X+1	NEW PCL	!
			o. 1.	i.	÷	0	1	PBR,NEW PC	NEW PCH New Op Code	1
21a.	Stack (Hardware		1.	1	1	1	1	PBR,PC	10	1
	Interrupts) —s (IRQ,NMI,ABORT,RES)	(3) (7)	2. 3.	1	1	0	0	PBR,PC	IO PBR	1
	(4 hardware interrupts)	(10)	4.	i.	i	÷	ŏ	0,S 0,S-1	PCH	0
	(0 bytes)	(10)	5.	1	1	1	0	0.S-2	PCL	0
	(7 and 8 cycles) (10)	(11)	6. 7.	1 0	1	1	0	0,S~3 0,VA	P AAVL	0
			8.	0	1	1	0	0,VA+1	AAVH	i.
			1.	1	1	1	1	0,AAV	New Op Code	9-1
210.	Stack (Software Interrupts) —s	(3)	1.	1	1	1	1	PBR,PC PBR,PC+1	Op Code Signature	1
	(BRK,COP)	(7)	3.	1	1	1	0	0,S	PBR	Ó
	(2 Op Codes) (2 bytes)		4. 5.	1	1	1	0	0,S-1 0,S-2	PCH PCL	0
	(7 and 8 cycles)		6.	1	i.	1	ŏ	0,S-3 (COP La		ŏ
			7. 8.	0	1	1	0	0.VA	AAVL	1
			o. 1.	1	÷	1	1	0,VA+1 0,AAV	AAVH New Op Code	) ) 1
21c.	Stack (Return from		1.	1	1	1	1	PBR,PC	Op Code	1
	Interrupt) S (RTI)	(3)	2. 3.	1	1	0	0	PBR,PC+1 PBR,PC+1	10	1
	(1 Op Code)	(0)	4.	i.	i.	1	ŏ	0,S+1	Р	1
	(1 byte) (6 and 7 cycles)		5. c	1	1	1	0	0,S+2	New PCL New PCH	1
		(7)	6. 7.	1	1	1	0	0,S+3 0,S+4	PBR	1
		. ,	1.	1	1	1	1	PBR, New PC	New Op Code	1
21d.	Stack (Return from Subroutine) —s		1. 2.	1	1	1	1	PBR,PC PBR,PC+1	Op Code IO	1
	(RTS)		3.	i.	i	0	0	PBR,PC+1	10	1
	(1 Op Code)		4.	1	1	1	0	0,S+1	New PCL-1	1
	(1 byte) (6 cycles)		5. 6.	1	1	1 0	0	0,S+2 0,S+2	New PCH	1
	(,,		1.	1	1	1	1	PBR,New PC	New Op Code	i.
<b>#</b> 21e.	Stack (Return from		1.	1	1	1	1	PBR.PC	Op Code	1
	Subroutine Long) —s (RTL)		2. 3.	1	1	0	0	PBR.PC+1 PBR.PC+1	10	1
	(1 Op Code)		4.	1	1	1	ō	0,S+1	NEW PCL	1
	(1 byte) (6 cycles)		5. 6.	1	1	1	0 0	0.S+2 0.S+3	NEW PCH NEW PBR	1
			t.	1	1	1	1	NEW PBR,PC	New Op Code	i.
21f.	Stack (Push)s		1.	1	1	1	1	PBR,PC	Op Code	1
	(PHP,PHA,PHY,PHX, PHD,PHK,PHB)	(1)	2. 3a.	1	1	0	0	PBR.PC+1 0.S	IO Register High	0
	(7 Op Codes)	. ,	3.	1	1	1	Ō	0.S-1	Register Low	ō
	(1 byte) (3 and 4 cycles)									
21a.	Stack (Pull) —s		1.	1	1	1	1	PBR.PC	Op Code	1
	(PLP,PLA,PLY,PLX,PLD,PLB)		2.	1	1	0	0	PBR,PC+1	10	1
	(Different than N6502) (6 Op Codes)		3. 4.	1	1	0	0	PBR,PC+1 0.S+1	IO Register Low	1
	(1 byte)	(1)	4a.	1	1	1	ō	0.S+2	Register High	1
<b>*</b> 21h.	(4 and 5 cycles) Stack (Push Effective									
•210.	Indirect Address)s		1.	1	1	1	1	PBR,PC PBR,PC+1	Op Code DO	1
	(PEI)	(2)	2a	1	1	0	0	PBR.PC+1	10	1
	(1 Op Code) (2 bytes)		3. 4.	1	1	1	0 0	0,D+DO 0,D+DO+1	AAL AAH	1
	(6 and 7 cycles)		5.	i i	1	1	0	0,S	AAH	ò
			6.	1	1	1	0	0,S-1	AAL	0
<b>#</b> 21i.	Stack (Push Effective Absolute Address) —s		1. 2.	1	1	1	1	PBR,PC PBR,PC+1	Op Code AAL	1
	(PEA)		3	i .	i	ŏ	1	PBR,PC+2	ААН	1
	(1 Op Code) (3 bytes)		4. 5.	1	1	1		0,S 0,S-1	AAH AAL	0
	(5 cycles)		<b>.</b>	·	·		~	0.0-1		Š
<b>#</b> 21j.	Stack (Push Effective		1.	1	1	1	1	PBR.PC	Op Code	1
	Program Counter Relative Address) —s		2.	1	1	0	1	PBR.PC+1 PBR.PC+2	Offset Low Offset High	1
	(PER)		4.	1	1	0	0	PBR PC+2	10	1
	(1 Op Code) (3 bytes)		5.	1	1	1	0	0,S	PCH + Offset	0
	(6 cycles)		6.	1	1	1	0	0,S-1	+ CARRY PCL, + Offset	0
<b>*</b> 22.	Stack Relative		1.	1	1	1	1	PBR.PC	Op Code	1
	(ORA, AND, EOR, ADL, STA, LDA, CMP, SBC)		2. 3.	1 1	1	0	1 0	PBR,PC+1 PBR,PC+1	SO IO	1
	(8 Op Codes)		4.	1	1	1	0	0.S+SO	Data Low	1/0
	(2 bytes) (4 and 5 cycles)	(1)	4a.	1	1	1	0	0.S+SO+1	Data High	1/0
	(+ unu 3 cycles)									

					•					
	ADDRESS MODE		CYCLE	VP,	ML,	VDA,	/PA	ADDRESS BUS	DATA BUS	R/W
<b>*</b> 23.	Stack Relative Indirect		1.	1	1	1	1	PBR.PC	Op Code	1
	Indexed —(d,s),y		2.	1	1	0	1	PBR.PC+1	so	1
	(ORA, AND, EOR, ADC,		3.	1	1	0	0	PBR+PC+1	10	1
	STA,LDA.CMP,SBC)		4.	1	1	1	0	0.S+SO	AAL	1
	(8 Op Codes)		5.	1	1	1	0	0,S+SO+1	AAH	1
	(2 bytes)		6.	1	1	0	0	0,S+SO+1	10	1
	(7 and 8 Cycles)		7.	1	1	1	0	DBR,AA+Y	Data Low	1/0
		(1)	7a.	1	1	1	0	DBR,AA+Y+1	Data High	1/0
#24a.	Block Move Positive		[1.	1	1	1	1	PBR.PC	Op Code	1
	(forward) —xyc		2.	1	1	0	1	PBR.PC+1	DBA	1
	(MVP)		3.	1	1	0	1	PBR,PC+2	SBA	1
	(1 Op Code)	N-2	4.	1	1	1	0	SBA,X	Source Data	1
		Byte	5.	1	1	1	0	DBA,Y	Dest. Data	0
		C≈2	6.	1	1	0	0	DBA,Y	10	1
	x = Source Address		L7.	1	1	0	0	DBA,Y	10	1
	y = Destination		<u>Г</u> ч.	1	1	1	1	PBR,PC	Op Code	1
	c =Number of Bytes to Move	-1	2.	1	1	0	1	PBR.PC+1	DBA	1
	x,y Decrement		3.	1	1	0	1	PBR,PC+2	SBA	1
	WHY IS USED WHEN THE	N-1	4.	1	1	1	0	SBA,X-1	Source Data	1
	destination start address	Byte	5.	1	1	1	0	DBA,Y-1	Dest. Data	0
	a myner (more positive)	C=1	6.	1	1	0	0	DBA,Y-1	10	1
	than the source start addres	S.	<u>7</u> .	1	1	0	0	DBA,Y-1	10	1
			Π.	1	1	1	1	PBR,PC	Op Code	1
	FFFFF		2.	1	1	0	1	PBR,PC+1	DBA	1
		Byte	3.	1	1	0	1	PBR,PC+2	SBA	1
		Last	4.	1	1	1		SBA,X-2	Source Data	1
		C=0	5.	1	1	1	0	DBA,Y-2	Dest. Data	0
	Dest. End		6.	1	1	0	0	DBA,Y-2	10	1
	000000		1	1	1	0	0	DBA,Y-2	10	1
	00000		L.				'	PBR.PC+3	New Op Code	1
			-							
#24b.	Block Move Negative		1.	1	1	1	1	PBR.PC	Op Code	1
	(backward) —xyc		2.	1	1	0	1	PBR.PC+1	DBA	1
		N-2	3.	1	1	0		PBR.PC+2	SBA	1
		Byte	4.	1	1	1	0	SBA,X	Source Data	1
		C=2	5.	1	1	1	0	DBA,Y	Dest. Data	0
	(7 cycles)		6.	1	1	0	0	DBA,Y	10	1
	x = Source Address y = Destination		L7.	1	1	0	0	DBA,Y	10	1
	c = Number of Bytes to Move	-1	Гі.	1	1	1	1	PBR.PC	Op Code	1
	x,y Increment		2	1	1	0	1	PBR.PC+1	DBA	1
	FFFFFF	N-1	3.	1	1	ō		PBR.PC+2	SBA	1
	F	Byte	4.	1	1	1	0	SBA,X+1	Source Data	1
	Source End	C=1	5.	1	1	1	0	DBA,Y+1	Dest. Data	0
	Dest.End		6.	1	1	0	0	DBA,Y+1	ю	1
	Source Start		L7.	1	1	0	0	DBA,Y+1	10	1
	Dest. Start		Π.	1	1	1	1	PBR.PC	Op Code	1
	Best. Start		2	i.	i	ò		PBR.PC+1	DBA	i
	V NE	Byte	3.	1	1	ŏ		PBR.PC+2	SBA	i
		C=0	4	1	1			SBA,X+2	Source Data	i
	MVN is used when the		5.	1	1	1		DBA,Y+2	Dest. Data	ò
	destination start address		6.	1	1	0	0	DBA,Y+2	10	1
	is lower (more negative)		7.	1	1	0	0	DBA,Y+2	10	1
	than the source start		L1.	1	1	1	1	PBR.PC+3	New Op Code	1
	address.									

#### Notes:

 Add 1 byte (for immediate only) for M=0 or X=0 (i.e. 16 bit data), add 1 cycle for M=0 or X=0. (2) Add 1 cycle for direct register low (DL) not equal 0.

(a) Special case for aborting instruction. This is the last cycle which may be aborted or the Status, PBR or DBR registers will be updated.

4,

(4) Add 1 cycle for indexing across page boundaries, or write, or X=0. When X=1 or in the emulation mode, this cycle contains invalid addresses.

(5) Add 1 cycle if branch is taken.

(6) Add 1 cycle if branch is taken across page boundaries in 6502 emulation mode (E-1)

(7) Subtract 1 cycle for 6502 emulation mode (E=1)

(8) Add 1 cycle for REP.SEP.

(9) Wait at cycle 2 for 2 cycles after NMI or IRQ active input.

(10) R/W remains high during Reset.

(11) BRK bit 4 equals "0" in Emulation mode.

Abbreviations 4

AAB	Absolute Address Bank
AAH	Absolute Address High
AAL	Absolute Address Low
AAVH	Absolute Address Vector High
	Absolute Address Vector Low
С	Accumulator

C C	Accumulator
D	Direct Register
DBA	Destination Bank Address
DBR	Data Bank Register
DO	Direct Offset
IDH	Immediate Data High
IDL	Immediate Data Low
10	Internal Operation
	Status Register
PBR	Program Bank Register
PC	Program Counter
R-M-W	Read-Modify-Write
S	Stack Address
SBA	Source Bank Address

- SO Stack Offset


- SO Stack Unset VA Vector Address. x,y Index Registers ★ = New G65SC02 Addressing Modes = New G65SC02 Addressing Modes Blank = NMOS 6502 Addressing Modes


#### **Pin Function Table**

Pin	Description
A0-A15	Address Bus
ABORT	Abort Input
BE	Bus Enable
φ2 (IN)	Phase 2 In Clock
φ1 (OUT)	Phase 1 Out Clock
φ2 (OUT)	Phase 2 Out Clock
D0-D7	Data Bus (G65SC802)
D0/BA0-D7/BA7	Data Bus, Multiplexed (G65SC816)
E	Emulation Select
IRQ	Interrupt Request
ML	Memory Lock
M/X	Mode Select (Рм or Рх)

Pin	Description
NC	No Connection
NMI	Non-Maskable Interrupt
RDY	Ready
RES	Reset
R/W	Read/Write
SO	Set Overflow
SYNC	Synchronize
VDA	Valid Data Address
VP	Vector Pull
VPA	Valid Program Address
VDD	Positive Power Supply (+5 Volts)
Vss	Internal Logic Ground

#### **Pin Configuration**





	G65SC8	16	
VP	1	40	RES
RDY C	2	39	
ABORT	3	38	□ M/X
IRQ	4	37	🗖 φ2 (IN)
ML	5	36	🗀 BE
NMI C	6	35	Pε
	7	34	🖵 R/W
Voo 🗔	8 -	33	D0/BA0
A0 🗖	9	32	D1/BA1
A1	10	31	D2/BA2
A2	11	30	D3/BA3
A3 🚞	12	29	D4/BA4
A4 🖂	13	28	D5/BA5
A5 🚞	14	27	D6/BA6
A6	15	26	D7/BA7
A7 🗖	16	25	A15
A8 🗖	17	24	□ A14
A9 🚞	18	23	□ A13
A10	19	22	A12
A11	20	21	Vss Vss

Notes:

1. Future G65SC802/816 PLCC devices will have VSS added to this pin.

2. Future G65SC802/816 PLCC devices will have VDD added to this pin.

3. New signal pins on G65SC802 not available on 40-pin DIP version.



#### **Ordering Information**

		G	<u>65S</u>	<u>C802</u>	P	ł	- <u>2</u>
Description							
C-Special (	G—Standard						
Product Identi	fication Number						
Package							
P—Plastic C—Ceramic D—Cerdip	E—Leaded Chip Carrier L—Leadless Chip Carrier X—Dice						
Temperature/	Processing						
	to +70° C, ± 5% P.S. Tol. to +85° C, ± 5% P.S. Tol.						
Performance I	Designator						
Designators se	elected for speed and power specification	ns					
0.01411	a at 41						

-2 2MHz -6 6MHz -4 4MHz -8 8MHz **GIG** Microcircuits



# G65DS-150

# Microcircuits Evaluation Board for G65SC150 CTU

#### Features

- Emulates GTE's G65SC150 Communications Terminal Unit (CTU)
- Executes full G65SC150 instruction set
- Allows real-time G65SC150 emulation for in-circuit prototype debugging and program development when used with an In-Circuit Emulation system.
- Can be configured for stand-alone, full capability CTU emulation in designer's prototype system
- 2K × 8 EPROM or RAM for use during program development (RAM supplied)
- Crystal oscillator (3 to 16 MHz) for driving CTU clock input (3.58 MHz supplied)
- · Vectored interrupt logic for vector address translation

#### General Description

GTE's G65SC150 Communications Terminal Unit (CTU) is a single-chip microcomputer which incorporates a G65SC00 Series microprocessor, RAM, ROM and several I/O functions. When developing a CTU-based system, the design engineer requires a convenient means for not only prototype development and debugging, but also software development. The G65DS-150 Evaluation Board serves this purpose by providing G65SC150 CTU emulation during the various phases of system and software development. The Evaluation Board's primary features include: G65SC150 CTU

- G65SC150 C10
   2K × 8 EPROM or RAM
- Internal oscillator (3 to 16 MHz)
- Vector translation logic
- Configuration switches for function selection

(continued on page 2)





Figure 1. Evaluation Board Block Diagram



- 40-pin socket for connection to an In-Circuit Emulator
- 68-pin grid array header for connection to the prototype system

The G65SC150 CTU replaces the prototype system's CTU during the development and emulation phase. During initial hardware and software development, the Evaluation Board is normally used in conjunction with an In-Circuit Emulator. With the G65SC150 CTU operating in the peripheral mode, the In-Circuit Emulator serves to replace the CTU's internal microprocessor, thus allowing full emulation of all G65SC150 CTU functions—including its full instruction set. In this mode, the CTU's internal microprocessor is disabled. This way the In-Circuit Emulator's debugging and software development capabilities can be used on the designer's CTU-based system.

Furthermore, the on-chip CTU ROM can be disabled during software development and replaced by a 2K × 8 EPROM or RAM (designer's choice) on the Evaluation Board. This feature allows the designer's program to be easily debugged and modified prior to committing the

code to the CTU's mask-programmed ROM. Normally, RAM storage is used in the memory location during the initial program development. Once the program is partially debugged, the RAM can be replaced with the less volatile EPROM for continued evaluation. Both RAM and EPROM plug into the same socket on the Evaluation Board.

Once the designer's prototype system and software has been partially debugged, the In-Circuit Emulator is normally disconnected, the CTU microprocessor is enabled, and the CTU is switched from the peripheral mode to the CTU mode. In this arrangement, the Evaluation Board appears as a full-functioning CTU to the designer's prototype system. The Evaluation Board's EPROM will continue to be used until development is complete and the CTU ROM is masked for final coding.

#### **Functional Configurations**

Tables 1 and 2 provide a description of the G65DS-150 Configuration Switches and the various system configurations available.

Switch Nan SW2-1 Off-Bo Mem SW2-2 Proce	Board mory	Function Open—CTU ROM, or on-board EPROM or RAM at memory addresses \$F800 through \$FFFF. Closed—Memory at \$F800 through \$FFFF is in prototype system.	Switch SW2-4	Name Oscillator	Function Open—Prototype system oscillator is used as CTU clock input at J1, pin 5, CLK (IN). Closed—On-board oscillator is used as
Mem	mory	or RAM at memory addresses \$F800 through \$FFFF. Closed—Memory at \$F800 through \$FFFF	SW2-4	Oscillator	as CTU clock input at J1, pin 5, CLK (IN).
SW2-2 Proce		is in prototype system.			CTU clock input, CLK (IN). This signal drives J1, Pin 5.
Sele		Open—CTU microprocessor is enabled for use without In-Circuit Emulator. Closed—CTU is in peripheral mode (BE = 0). In-Circuit Emulator microprocessor is in use, replacing CTU microprocessor.	SW2-5	EPROM Or RAM	Open—Memory socket at UB7 contains EPROM or write-protected RAM at addresses \$F800 through \$FFFF. Closed—Memory socket at UB7 contains write-enabled RAM at addresses \$F800
SW2-3 CTU F Enat	able	Open—On-board EPROM or RAM is enabled at addresses \$F800 through \$FFFF. PD1 (EXTR) = 1. Program control of PD1 is enabled. Closed—CTU ROM is enabled. PD1 (EXTR) = 0. Program control of PD1 is disabled.	TB2	R/W Select (Jumper)	through \$FFFF. <b>A-B</b> —CTU microprocessor is in use. $R/\overline{W}$ is an output. <b>B-C</b> —CTU is in peripheral mode. $R/\overline{W}$ is an input.

#### Table 1. G65DS-150 Configuration Switches

	Table 2.	Table 2. System Configurations							
Configuration	SW2-1	SW2-2	SW2-3	SW2-4	SW2-5	TB2			
Processor									
In-Circuit Emulator connected to socket UB4. CTU in peripheral mode.	×	Closed	x	x	x	B-C			
Stand-alone CTU emulator mode, CTU microprocessor is in use. In-Circuit Emulator disconnected from UB4 socket.	x	Open	x	X	x	A-B			
Memory at \$F800 Through \$FFFF									
CTU ROM in use.	Open	x	Closed	х	x	х			
On-board EPROM or write-protected RAM in use.	Open	x	Open	×	Open	x			
On-board write-enabled RAM in use.	Open	x	Open	х	Closed	х			
Prototype system memory in use.	Closed	x	Open	х	х	х			
Clock Source									
On-board oscillator in use.	х	x	х	Closed	х	х			
Prototype system clock in use (J1, Pin 5).	х	x	x	Open	х	х			

#### **Specifications**

5.0 Vdc ±5% Input Voltage 200 mA Max. Input Current Height 0.6 inches 7.0 inches Length Width 6.0 inches Weight 0.3 pounds Operating Temp. 0° C to 50° C Storage Temp. -40° C to 85° C **Relative Humidity** 20 to 80 percent

#### **Ordering Information**

Item	Part Number
Evaluation Board for G65SC150 (Assembly)	G65DS-150
Evaluation Board for G65SC150 (Board Only)	G65DS-151
In-Circuit Cable for Use with the G65DS-151	G65DS-152
Instruction Guide for G65DS-150	3003-02-00

# 2 Custom/ Semicustom



Microcircuits

#### $(g_{ij}, g_{ij}) = (g_{ij}, g_{ij}) + (g_{ij}, g_$

# **Custom/Semicustom**

#### **Custom/Semicustom Advantages**

A custom integrated circuit solution becomes a major advantage when system volumes are high, board space is low, or when standard products are unable to offer a solution. When deciding on a custom/semicustom circuit the following advantages should be considered:

**Reliability**—As the total system size is reduced and the number of components is decreased, reliability increases. For the user, increased reliability means less down time, reduced cost and increased productivity.

Lower Cost—Custom/semicustom circuits can replace large numbers of components. This results in reduced inventory cost, less PC board assembly time and greatly reduced power supply requirements.

**Design Features**—Many design features which are not available in standard products can be costeffectively designed into custom ICs.

**Competitive Edge**—Custom/semicustom circuits result in cost effective products with increased user value. Furthermore, custom circuits with special features are difficult to copy! This feature alone is a major consideration in maintaining a product's competitive edge.

#### Watch Your Custom Designs Come Alive

At GTE Microcircuits, we can make your custom designs come alive. We have a variety of custom/semicustom approaches to turn your most sophisticated designs into reality. Our Application Specific Integrated Circuit (ASIC) solutions include Gate Arrays, Standard Cells, Full Custom and CFT<sup>™</sup> (Customer Furnished Tooling).

#### **Engineer-To-Engineer**

We have found the most effective way to assure the success of a custom/semicustom design. At GTE Microcircuits we stress the importance of our engineers interacting with your engineers. No matter how detailed the specification, all design considerations cannot be accounted for. We have found that this type of problem can best be eliminated through good engineering communications.

#### Cooperation

If your custom/semicustom circuit doesn't function, we have failed! To most customers, the decision to go with a custom/semicustom design is like sailing in uncharted waters. We at GTE Microcircuits can supply the maps. We are willing to do as much or as little of the work as necessary...it's your decision. For example, our engineering staff will do all the work, guide you through the process, or pick up the effort at any point you desire. Just let us know so we can provide the services you need for success.

### Microcircuits

GIB

# Semicustom Design GTE Gate Arrays

The Large Scale Integrated (LSI) circuit has become the state-of-the-art solution to highly complex electronic circuit design requirements. For compact individualized circuit designs, the custom LSI is the most cost-effective and reliable approach to high volume production requirements. The high cost of initial design and fabrication, however, makes the custom LSI circuit prohibitive for the low to moderate volume user.

The solution for the low to moderate volume user is GTE Gate Array technology; a matrix of uncommitted P-channel and N-channel transistors that allow the designer to obtain the economic benefits of volume manufacturing for relatively small runs while at the same time incorporating original or proprietary circuit designs.

GTE Gate Array wafers are prefabricated and banked (stored) at metal, with the user's metal interconnect pattern (mask) being the final processing step to personalizing the array. As non-personalized wafers can be banked in quantity, the user gains the benefits of a low parts count, reliability of proven technology, minimum development costs and a fast turnaround.

#### **General Description**

GTE Microcircuit's family of Gate Arrays are manufactured using high-performance CMOS technologies for higher speed and lower power operation. Inputs and outputs may be selected from 14 possible configurations. A growing library of macro cells, ranging from single 2-input gates to counters and static shift registers, are characterized and available.

GTE is attune to the changing requirements of the gate array user community and is continuously evolving their family of products to meet this changing need.

As your Total Resource Company, there are three reasons why GTE Microcircuits has become the industry's first choice for Gate Array design, fabrication and production.

#### 1. Total Capability...From Logic to Devices


The designing and processing of a Gate Array chip is really quite simple. In fact, just provide us with your logic diagrams and interface specifications and GTE will do the rest. We will provide logic simplification or complexity reduction, simulation, timing analysis, interconnect place and route, prototype fabrication and testing, and final production integrated circuits. With this approach, you do what you do best and we'll do the rest. For minimum involvement, you do the logic and system design and we'll take it from there...reducing your design to an efficient, low cost and functionally equivalent integrated circuit.

#### 2. Fully Automated Logic Integration System... It's a Step Ahead!

Once your logic design has been evaluated and reduced to macro logic functions, and a test plan developed, GTE's computerized system performs logic simulation. testing and pinout compatibility with the Gate Array macro structure. Your logic design is then ready for logic element placement and interconnection within the Gate Array matrix. Although this procedure can be accomplished by the customer, it can be performed much more efficiently by GTE's Automated Logic Integration System (ALIS). GTE's ALIS is a step ahead of the Gate Array industry. It not only relieves the burdensome job of manual logic element placement and interconnection, but also virtually eliminates the possibility of costly human error. Once the place and route is complete, the routed array is digitized and pattern generation tapes are produced for final mask tooling and prototype assembly.

#### 3. Advanced CMOS Gate Array Technology...It's the Way of the Future!

GTE Microcircuits has the leading edge in Advanced CMOS Gate Array technology. Isolated Complementary Metal Oxide Semiconductors offers the speed and performance advantages of NMOS with the added benefits of increased reliability, greater noise immunity, and perhaps most important, significantly less power consumption. And furthermore, Advanced CMOS Gate Arrays are TTL/CMOS input/output compatible, and they require only a single supply voltage (+5V).




#### Technical Description

#### Features

- CMOS high speed, low power technology
- Gate propagation delay-2.9 nS (2-input NAND)

#### **Gate Array Design Flow**



- CMOS or TTL input configurations
- 4 to 6 week design turnaround
- Wide range of package options
- Specialized support during all phases of gate array designs
- Low NRE charges
- Above 90% array utilization

#### The Transistor Array

Each macro function is implemented within a cell or by grouping multiple cells. Each array is based on a matrix of uncommitted cells, where each cell consists of eight transistors...four cascaded N-channel and four cascaded P-channel devices. These cells are arranged in rows, and when appropriately connected, make up the various logic functions found in the Macro Cell Library.

Configuring a cell is accomplished by metal traces in the bus paths and by using polysilicon underpasses. These underpasses run horizontally between the cell rows as well as through the cells themselves. There are also vertical underpasses which serve to provide interconnection across a column of cells or bus paths without obstructing the bus paths. I/O pads, input protection circuitry, resistors, capacitors and output drivers are placed around the periphery of the array and are readily connected to the internal logic functions.

#### The Macro Cell Library

Table 1 provides a partial listing of currently available macro cell logic function. GTE offers over 88 different logic function configurations ranging from a simple 2-input NAND gate to cascadable shift registers. GTE's complement of macro logic functions will satisfy your most demanding system configuration and we're adding new functions all the time. As a special note, if you have a logic configuration which is not represented in our library, GTE will develop a custom macro cell for your requirement...and the cost is nominal.

#### **Gate Array Configurations**

GTE uses the "gate equivalent" method for describing the various array sizes. One "gate" is equivalent to a 2-input NAND/NOR gate. In this way, each macro cell function within the Macro Cell Library can be related to a "gate equivalent" (2-input NAND) requiring one-half cell, but an Edge-Triggered "D" Flip-Flop requires four cells. Therefore, the Flip-Flop requires array space equal to eight "gate equivalents". The "gate equivalent" method will help you in planning the array size needed for your application.

#### I/O Configurations

Your Gate Array I/O configuration will vary with the array size and to some degree with its complexity. All I/O pads except those predefined as power supply connection can be configured as Inputs or Outputs. I/O configuration characteristics include:

- Individually tailored input switching characteristics for either CMOS or TTL compatibility
- Low power Schottky output buffers for driving up to two "LS" TTL loads (CMOS level output)
- TTL output buffers for driving up to 1.5 standard TTL loads or six "LS" TTL loads (CMOS level outputs)
- All Gate Array output buffers can be configured for three-state or open-drain (open collector) operation

#### Microcircuits

6





# **G50000B Series**

# **Microcircuits**

## **CMOS Gate Arrays**

#### **Features**

- · CMOS high speed, low power technology
- Gate propagation delay—2.9 nS (2-input NAND)
- Gate power dissipation—5 μW at 1 MHz typical
- CMOS or TTL interface
- Bus oriented interconnect paths
- On-chip resistors and capacitors
- Array sizes from 100 to 3000 gates
- Over 88 macro logic functions
- Single power supply (+5 Vdc)
- · Wide range of packaging options

#### **General Description**

GTE's G50000B Series Gate Arrays are manufactured using CMOS high performance technology for higher speed and lower power operation. Each Gate Array cell consists of a matrix of four P-channel and four N-channel transistors which can be programmed for metal mask interconnection to provide virtually unlimited implementation of LSI logic designs. Within each logic cell and under the bus routes, polysilicon crossunders provide logic interconnection with the metal laver. These crossunders, combined with vertical bus routes, allow both vertical and horizontal interconnection, thus providing highly efficient chip utilization and circuit complexity. Macro logic functions are selected from a standard library of over 88 preconnected logic functions. Each array contains a number of resistors and capacitors which provide the circuits with limited analog capability. GTE offers arrays in sizes ranging from 100 to 3000 equivalent 2-input NANDS, with up to 94 I/O pads per array.

#### **GTE Gate Array Configurations**

Device	No. of Gates (1)	No. of Pads(2)	Chip Size	Package Pins Required
G50100B	120	24	92 x 118	14-24
G50500B	504	44	124 x 200	16-44
G51000B	960	54	175 x 223	24-68
G51500B	1512	70	228 x 247	24-68
G52000B	2024	82	245 x 289	24-84
G53000B	3000	100(3)	267 x 282	24-84

(1) Gates configured as 2-input NAND.

(2) Includes one VDD pad and one VSS pad.


(3) Includes three VDD pads and three VSS pads.

#### **On-Chip Resistors and Capacitors**

On-chip resistors and capacitors are positioned around the array to allow connection to either I/O cells or function cells.

Device	Resistors 40 K Ω (typ.)	Resistors 100 K $\Omega$ (typ.)	Capacitors 0.5 pF (typ.)
G50100B	0	31	0
G50500B	12	39	9
G51000B	12	53	9
G51500B	12	76	9
G52000B	12	90	9
G53000B	12	106	9

#### **Array Configuration**



#### Absolute Maximum Ratings: (Note 1)

Parameter	Symbol	Value
Supply Voltage	VDD	-0.5V to 7.0V
Input Voltage	Vi	-0.3V to Vcc + 0.3V
Output Current, Any Output	lo	±50 mA
Operating Temperature	TA	-55°C to 125°C
Storage Temperature	Ts	-65° C to 150° C

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

Notes:

1. Exceeding these ratings may cause permanent damage, functional operation under these conditions is not implied.

DC Characteristics. Low Power S	Schottky Compatible Configurations: VDD = $5.0V \pm 10\%$ , Vss = 0V, TA = 0	)° C to +70° C

Parameter	Symbol	Min	Max	Unit	Test Conditions
High Level Input Voltage	Viн	2.0		· v	Vcc = 4.50
Low Level Input Voltage	VIL		0.8	v	Vcc = 4.50
High Level Output Voltage (Type 2 Output)	Voн	2.4		v	юн = 6.0 mA, Vcc = 4.50V
·		4.5		V	ЮН = 2.0 mA, VCC = 4.50V
Low Level Output Voltage (Type 2 Output)	Vol		0.4	V	IOL = 3.2 mA
High Level Input Current	Ін		10	μA	VI = 2.7V
Low Level Input Current	liL.		-10	μA	VI = 0.4V
Off-State Output Current, High-Level Voltage Applied	Іогн		20	μA	Vo = 2.7V
Off-State Output Current, Low-Level Voltage Applied	- IOZL		-20	μA	Vo = 0.4V

DC Characteristics, CMOS Compatible Configuration: VDD = 5.0V ± 10%, VSS = 0V, TA = 0° C to +70° C

Parameter	Symbol	Min	Max	Unit	Test Conditions
High Level Input Voltage	Viн	3.5		V	
Low Level Input Voltage	VIL		1.5	V	
High Level Output Voltage	Voн	4.95		V	Іон = 1μА
Low Level Output Voltage	Vol		0.05	V	IOL = -1μA
High Level Input Current	hн		1	μA	VI = 5.0V
Low Level Input Current	h∟		-1	μA	VI = 0V
Off-State Output Current, High-Level Voltage Applied	Іодн		20	μA	Vo = 5.0V
Off-State Output Current, Low-Level Voltage Applied	lozl		-20	μA	Vo = 0V

#### AC Characteristics: VDD = 5.0V, VSS = 0V, TA = 27°C, R = 0Ω, CL = 1 Unit Load, Input Rise/Fall = 5 nS

Parameter	Macro Cell	Min	Max	Unit	Test Conditions
Single Inverter	GTE5002		1.7	nS	
2-Input NAND	GTE5005		2.9	nS	
Output Buffer, Non-Inverting Stage With Three-State Output	GTE5208		13.1	nS	R = 4000Ω, CL = 15 pF
Input Buffer, TTL (Inverting)	GTE5102		2.2	nS	2 A


# **Standard Cells**

#### **Building Blocks for Single Chip Designs**

GTE Microcircuits offers a variety of Advanced CMOS Standard Cells. These cells are your building blocks for semicustom chip configurations. Many times, the needs of a particular application cannot support the expense and time of a full custom integrated circuit. When this is the case, GTE's Standard Cells provide the perfect solution...offering not only ease of implementation and design flexibility, but low cost and fast turnaround time. You'll find that your choice of internal functions and interface configurations is almost limitless...and it all takes place within a single chip. Internal design functions may include:

- Microprocessor—from the G65SC00 Microprocessor family
- ROM—for permanent data storage
- RAM-for temporary data storage
- I/O—special or expanded I/O configurations
- Logic—GTE Gate Array Macro Logic and other internal logic cells for logic control functions

So next time you have an application which requires multiple-chip functions, contact GTE Microcircuits. Chances are, we can put it ALL IN A SINGLE CHIP!



### **Semicustom Designs From Standard Cells**



# Custom Products Customer Furnished Tooling (CFT<sup>™</sup>)

### Make Your IC Designs Come Alive!

We're GTE Microcircuits, and we have what it takes to turn your IC designs into working silicon...from wafers to packaged and fully tested ICs ready for market or installation into your system's circuit boards. You can specify exactly what services you need and then get prototypes without committing to large production runs. In fact, you can enter the GTE Microcircuits program at any point in the process with just about any volume and we will work with you to ensure the highest possible quality and the best possible yield.

And make no mistake! We're serious about your requirements. We understand just how much you have put into your IC designs. You've invested many hours of design time and perhaps the allocation of Computer Aided Design (CAD) resources. Now it's time to implement your design into silicon and you want to use the best process available. You need look no further...you will find the best process is at GTE Microcircuits. Our state-of-the-art processing capabilities and ultra-modern facilities will guarantee you the ultimate in design performance and product reliability. So if you want the best, rely on GTE Microcircuits to make your IC designs come alive.

At GTE Microcircuits, we can process your designs in 3, 4 or 5 micron CMOS. We can also provide you with

complete wafer fabrication through fully tested and packaged parts. In fact, you can enter the production process at any point and we'll take it from there. In this way, you can tailor your requirements to meet your specific needs. You'll find the GTE Microcircuits program is flexible and designed to help you gain the competitive edge.


### **GTE Provides The Total Solution**

We call it the Customer Furnished Tooling (CFT<sup>\*\*</sup>) program, and it's for those customers who have access to an integrated circuit design group and wish to design their own devices. It is also for those companies that have a design from another supplier and want to tool up a second source. GTE Microcircuits' CFT<sup>\*\*</sup> program is easy to use and contains a variety of options which allow you to enter the program at the point best suited to your needs. And remember, no challenge is too great ...we welcome your most complex designs. At GTE Microcircuits we offer the TOTAL SOLUTION to your integrated circuit processing requirements.

#### **GTE Microcircuits Makes It Easy!**

How easy? Let's take a look at an example of a basic entry level. In this case, the customer furnishes us with





working plates or masks. We will then manufacture ten or more wafers using CMOS technology.

Once processing is complete, these wafers will be returned to you for testing, or they can be tested by GTE Microcircuits using a customer-furnished test tape. Following test and evaluation, arrangements are made for volume processing, packaging, and shipment as originally specified.

It is highly recommended that GTE Microcircuits process monitors and alignment marks be incorporated into your masks and plates. These control monitors and alignment keys must be included during the digitizing process. The use of control monitors assures that all process controls are maintained throughout the wafer fabrication process.


Although this example represents the most basic CFT<sup>™</sup> program, it is quite typical of most processing requirements. But whatever your requirement, GTE Microcircuits will offer assistance for entry at any level of the manufacturing process as shown in the flow diagram. Remember, the entry point is your choice.

If you are engaged in a new design, we prefer to work with your design engineers at the earliest possible point in the design process. This approach allows us to provide you with appropriate specifications relative to design rules and process parameters. So, if you are considering a new design, or would like to establish a reliable, long term second source...GTE Microcircuits has the answer.

# For Flexibility In Action, You Define The Interface

When working with GTE Microcircuits, you define the interface which best suits your program needs. In providing assistance, we will work closely with you to determine the best working arrangement for your specific program, or to put it another way: "Where is the best place for a customer to enter the CFT™ program?" This question depends on many factors, some of which are based on technical difficulty, circuit performance requirements, anticipated production volume, and the availability of your design engineers at the beginning of the program. The amount of time required for given tasks varies and this variance is in direct relation to the complexity of the circuits being processed. Nevertheless, before a program is started, realistic task ranges will be established and agreed upon. In this way, you will be fully aware of all tasks and worst case scheduling associated with performing these tasks.

Notice that the basic manufacturing flow diagram describes how the CFT<sup>™</sup> program may be entered at any of several break points. The interfacing of any one of these entry points takes a mutual involvement by both GTE Microcircuits and the customer. Let's take a look!



#### **Pattern Generation**

GTE Microcircuits can accept a composite design and digitize it using computer-aided design techniques. The digitized information is then used to generate check plots which are used by the customer for comparison against the original composite design. It is at this stage that GTE Microcircuits' test monitors and alignment marks are incorporated. Overall, digitizing is an iterative procedure that requires several interactions before a data base tape can be approved for a total composite design.

The digitized information (data base tape) is then used for reticle generation (pattern generation). The reticle is normally generated 10X scale.

#### **Mask Fabrication**

If desired, you may enter the GTE Microcircuits CFT<sup>TM</sup> program at the mask fabrication stage. In this case, customer-generated data base tapes are used to produce a set of reticles from which a master plate will be produced. Before the master plate is produced, the reticles are used to photographically generate blow-backs for each layer. These blow-backs are compared to the composite design as a final check to ensure the reticles are correct. GTE Microcircuits test monitors and alignment marks can also be implemented at this step in the procedure. The approved reticle is then used to step-and-repeat a master plate which, in turn, is used to generate all working plates.

#### Wafer Fabrication

Wafer fabrication is performed using GTE's CMOS process. Geometric technology, wafer size and density will have been previously determined by the customer and GTE Microcircuits. It is important to note that the quality of wafers produced during wafer fabrication will reflect the quality of the customer-provided input. Customer-provided masks will be thoroughly inspected prior to wafer fabrication.

Each customer program is based on a two-phase approach. In Phase I, a wafer lot is processed. This lot is then process mapped, optically inspected, and delivered (untested) to the customer in the form requested. In Phase II, additional wafer lots are run. These wafers are delivered to the customer as prototype units. Upon customer approval of the prototype units, volume production will be initiated.

#### Wafer Sort Test

Wafers can be tested using state-of-the-art LSI testers. Each test unit contains its own minicomputer and is capable of extensive functional and parametric testing. All wafer testing is performed using customer-supplied test programs. Each program must be consistent with the appropriate GTE Microcircuits test format.

#### Packaging

Packaging can be included as a part of any CFT™ program. Or if you wish, customer-provided wafers or

die can be supplied for packaging. In either case, each die is inspected before it is mounted into the package. Leads are then bonded to the pads, with a final visual inspection being performed prior to sealing. Sealed packages can then be tested by GTE Microcircuits or delivered to the customer untested.

#### Final Test

Final testing is performed using customer-supplied test programs. Most testing is conducted at 25°C and then correlated with temperature limits. Testing at extreme temperatures can also be accomplished upon request.

#### **Quality Assurance And Final Acceptance**

Quality Assurance is an integral part of the CFT<sup>™</sup> program. Standard QA sampling is accomplished on all packaged products where each lot is sampled for acceptance testing. Completed packages are subjected to various environmental processes to ensure electromechanical integrity. Leak tests are performed on cavity packages to check hermeticity, and temperature cycling is performed to customer specifications. Additional environmental testing can be performed to satisfy individual customer requirements.

### Quality Products From A Quality Program

The GTE Microcircuits Quality Assurance and Reliability program is designed to provide strong support to the CFT™ program. Quality measurement and appraisal activities encompass every facet of the company's operation. This objective ensures all products are manufactured to a high standard of quality...a quality level which meets or exceeds customer requirements.

Since wafer fabrication is a high technology operation, significant effort is exerted to guarantee the highest possible product quality and yields. For example, three critical inspection gates are maintained at the photomask stage. Each of these three gates involves visual inspections to not only guarantee correct mask alignment, but to ensure critical dimensions fall within specified limits.

Quality monitors are used during both diffusion implantation processes. These monitors provide Capacitance/ Voltage (CV) analysis of ion implantation. The CV analysis is a useful tool, providing measurements of how much phosphorus or boron is being doped into each wafer. Furthermore, CV analysis is used during the diffusion process to monitor oxide quality and system cleanliness. Another means of ensuring quality involves sheet resistance and layer thickness measurements. These measurements are continuously monitored and compared against established criteria.

### **Quality Monitors During Test And Assembly**

Wafer testing is performed prior to final assembly and consists of 100 percent functional and parametric test-

ing. During assembly, quality procedures require audit points, with each audit consisting of as many as 20 separate steps. At least three audit points involve optical inspections at critical stages within the assembly process. These inspections ensure that:

- · Wafers have been correctly and fully probed.
- Damage did not occur as wafers were separated into individual dice.
- Quality is maintained during die attachment to the package and during bonding.

Once packaging has been completed, each ceramic and cerdip package is required to pass a 100 percent gross leak test. As a further check of package hermeticity, a sample fine leak test is conducted. At this point, each device is ready for final electrical testing during which worst case voltage and timing tests are performed. Temperatures and burn-in times vary with product type and individual product specifications. During burn-in, both voltage and temperature stresses are applied to weed out all possible infant mortalities.

In summary, the total GTE Microcircuits quality assurance program is designed to ensure product quality is built into the manufacturing process. This total quality concept is dedicated to making sure each step is done right the first time and every time.

# A Total Resource In Capability And Dedication

GTE Microcircuits is your total resource for manufacturing capability. We are dedicated to the proposition that you must obtain advantages in both time and cost ...thus guaranteeing your competitive edge. To this end, GTE Microcircuits maintains continuing programs for the advancement of designs, technologies, and systems ...always striving to remain in the forefront of leading edge technology. This effort results in a better product, a better understanding of industry needs, and a keen insight into customer requirements.

#### Let Us Review Your Requirements

At GTE Microcircuits, we understand your processing needs, and we are prepared to help you find the necessary solutions. We're your Total Resource, derived not only from the industry's most advanced fully automated logic integration system, but also from dedicated engineers and system designers...and a project management concept that is unmatched in the industry.

In summary, GTE Microcircuits offers the Total Solution. You can be assured that your system performance and time-to-market requirements will be met...and at the lowest possible cost.

Electrical Parameters 25°C	5 Micron	4 Micron	3 Micron	Units
Vt N-Channel	0.4 to 0.9	0.4 to 0.9	0.4 to 0.9	v
KN (Conduction Factor)	60 to 180	70 to 180	39 to 47	μ <b>Α</b> /V²
Bvdss N-Channel	>18	>18	>12	v
Field Threshold N-Channel Poly Si	>14	>12	>14	v
Vt P-Channel	0.4 to 0.9	0.4 to 0.9	0.4 to 0.9	-V
KP (Conduction Factor)	20 to 75	30 to 100	16 to 20	μ <b>Α</b> /V²
Bvdss P-Channel	<-17	<-17	<-10	v
Field Threshold P-Channel Poly Si	<-12	<-10	<-10	v

#### **Table 1. Electrical Parameters**

**FIE** 

Process Parameters	5 Micron	4 Micron	3 Micron	Units
Substrate				
Туре	N100	N100	N100	
Resistivity	1.9 to 2.6	1.9 to 2.6	1.9 to 2.6	Ohm-cm
Tub				
Туре	P-	P-	P-	
Xj	5.5	5.0	5.0	μm
Resistivity	1.9 to 3.2	1.6 to 3.0	2.0 to 4.0	Kohm/sq
Field Oxide Thickness	18,500	15,000	15,000	Angstrom
Gate Oxide Thickness	800	630	450	Angstrom
Polysilicon Thickness	4,400	4,400	4,400	Angstrom
Metal Thickness				
(A1-1.0% Si-0.5% Cu)	9,500	9,500	9,500	Angstrom
Final Passivation				
Thickness	11,000	11,000	11,000	Angstrom
Phos % wt	3.5 to 5.0	3.5 to 5.0	3.5 to 5.0	%

### Table 2. Process Parameters

### Table 3. Design Parameters

Design Parameters	5 Micron	4 Micron	3 Micron	Units
Diffusion				
Pitch	10	8	6	μm
Min. Space	5	4	2	μm
Min. Width	5	4	4	μm
Polysilicon				
Pitch	10	8	6	μm
Min. Space	5	4	3	μm
Min. Width	5	4	3	μm
Contact Size	5	4	3	μm
Metal				
Pitch	10	8	7	μm
Min. Space	5	4	3	μm
Min. Width	5	4	4	μm
Min. N-to-P Space				
P+ to P-	12.5	10	10	μm

# **Full Custom**

Full custom designs are cost effective when the features required are not available in semicustom or standard product alternatives, or when the system volumes are large. Full custom circuits offer the advantages of reduced cost, expanded features, reliability and a competitive edge.

Resident at GTE Microcircuits is a staff of highly skilled designers. Our expertise spans the range of digital, analog, and mixed signal technology. The efforts of this

staff have produced many high volume, cost effective custom integrated circuit solutions.

In designing a custom circuit our design staff will communicate often with your engineers and our test, process, packaging, manufacturing and quality assurance groups. This will ensure that you receive the product that you desire and that it is reliable, testable and takes full advantage of our advanced CMOS process.





**Microcircuits** 



# Application Note

Telecommunication Terms

# **Microcircuits**

### **Glossary of Telecommunication Terms**

#### Introduction

The following is a list of terms, and their definitions, commonly encountered in the telecommunications industry. Where possible, definitions have been based on the international recommendation of CCITT.

**A-Law**—European companding/encoding law commonly used in PCM systems.

**A-Law**/ $\mu$ -Law Companded—Eight-bit PCM binary code; codes almost universally used for PCM digital switching and transmission. Where a reference is made to PCM, it is almost invariably these codes which are being referred to (A-Law version in Europe and  $\mu$ -Law version in North America).

**A/B Signaling**—A special case of 8th-bit (LSB) signaling in a  $\mu$ -Law system that allows four logic states to be multiplexed with voice on PCM channels.

**A/D (Analog-to-Digital) Converter**—Converts an analog signal sample to a digital representation suitable for digital processing and switching.

Address—In communications, a sequence of bits, a character, or a group of characters that identifies a network station, user, or application. The address is mainly used for routing purposes. In telephony, it is the number entered by the caller that identifies the party called.

**ADI**—Alternate Digit Inversion. ADI is used with A-Law to ensure sufficient 1-0/0-1 transitions for clock extraction (timing recovery) in PCM multiplex transmission equipment.

**ADPCM**—Adaptive Differential Pulse Code Modulation. ADPCM is an encoding technique, standardized by the CCITT, that allows an analog voice conversation to be carried within a 32-kbit/s digital channel. Three or four bits are used to describe each sample, which represents the difference between two adjacent samples. Sampling is performed 8,000 times a second.

Aliasing Noise—A distortion component that is created when frequencies present in a sampled signal are greater than one-half the sample rate.

Alternate-Mark Inversion Signal (AMI or BAMI, Bipolar Signal)—A pseudo ternary signal, conveying binary digits, in which successive "marks" are normally of alternate, positive and negative polarity but equal in amplitude and in which "space" is of zero amplitude.

Alternate Routing—A feature of network switches, especially PBXs, where a call is completed over other circuit routes when first-choice routes are unavailable, not in service, or occupied.

Amplifier—Any electronic component that boosts the strength or amplitude of a transmitted signal (usually analog). It is functionally equivalent to a repeater in digital transmissions. Amplitude Modulation (AM)—A transmission method in which variations in the voltage or current waveform of a carrier signal determine encoded information.

Analog—In communications, a transmission employing variable and continuous waveforms to represent information values, where interpretation by the receiver is an estimated approximation (quantization) of the encoded value (compare with digital).

Anti-Aliasing Filter—A filter (normally low-pass) that band limits an input signal before sampling to prevent aliasing noise.

ASCII—American Standard Code for Information Interchange. ASCII is the standard, and predominant, seven-bit (eight bits, with parity) character code used for data communications and data processing.

Asynchronous—A mode of data transmission in which the time occurrence of the bits within each character or block of characters relates to a fixed time frame, but the start of each character or block of characters is not related to this fixed time frame.

Asynchronous Transmission—A mode of communication characterized by start/stop transmissions with undefined time intervals between transmissions.

Attenuation—Reduction or loss of signal strength, measured in decibels (opposite of gain).

Balanced-to-Ground—With a two-wire circuit, where the impedance-to-ground on one wire equals the impedanceto-ground on the other wire. Compare with unbalanced-toground, a preferable condition for data transmission.

**Balancing Network**—An arrangement of impedances connected to one branch of hybrid to match the impedance of a line connected to the opposite branch.

Bandwidth—The difference, expressed in Hertz (Hz), between the highest and lowest frequencies of a transmission channel.

**Baseband**—The frequency band occupied by informationbearing signals before combining with a carrier in the modulation process.

**Baud**—A unit of signaling speed equal to the number of discrete signal conditions or events per second. Baud refers to the physical symbols/second used within a transmission channel.

**Binary Diglt**—A member selected from a binary set, e.g. 1, 0;  $V^+$ ,  $V_-$ ; H, L.

**Bipolar**—The predominant signaling method used for digital transmission services, such as DDS and T1, in which the signal carrying the binary value successively alternates between positive and negative polarities. Zero and one values

are represented by the signal amplitude at either polarity, while non-value "spaces" are at zero amplitude. Also in reference to polar transmission. Bipolar is also a type of integrated circuit (IC, or semiconductor) that uses both positively and negatively charged currents, characterized by high operational speed and cost.

**Bisync**—Binary Synchronous Communications (BSC) character-oriented data communications protocol developed by IBM. It is oriented toward half-duplex link operation. Bisync is still widely employed, though replaced in current IBM data communications products by the bit-oriented Synchronous Data Link Control (SDLC).

**Bit**—A binary digit, the representation of a signal, wave, or state, as either a binary zero or one.

**Bit Duration**—Equivalent to the time that it takes one encoded bit to pass a point on the transmission medium. In serial communications, a relative unit of time measurement, used for comparison of delay times (e.g., propagation delay, access latency) where the data rate of a transmission channel can vary.

**Bit Error**—The case where the value of an encoded bit is changed in transmission, and interpreted incorrectly by the receiver.

Bit Error Rate (BER)—The percentage of received bits that are in error, relative to a specific amount of bits received. It is usually expressed as a number referenced to a power of 10; e.g.,  $1 \text{ in } 10^{5}$ .

**Bit/s**—Bits per second; basic unit of measure for serial data transmission capacity; Kbit/s, or kilobit/s, for thousands of bits per second; Mbit/s, or megabit/s, for millions of bits per second; Gbit/s, or gigabit/s for billions of bits per second; Tbit/s, or terabit/s for trillions of bits per second.

**Bit Oriented**—Describing a communications protocol or transmission procedure where control information is encoded in fields of one or more bits. Normally oriented toward fullduplex link operation. Bit orientation uses less overhead, and is therefore more efficient than character-, or byte-, oriented protocols.

**Bit Rate**—The speed at which data bits are transmitted over a communication path, usually expressed in bits per second. A 9600 bps terminal is a 2400 baud system with 4 bits per baud.

**Bit Stuffing**—A process, in bit-oriented data communications protocols, where a string of "one" bits is broken by an inserted "zero" which is added by the sender and removed by the receiver. Adding of "zero" bits is done to prevent user data from containing a series of "one" bits.

Blocking—A condition in a switching system in which no paths or circuits are available to establish a connection to the called party, even though it is not busy, thus resulting in a busy tone to the calling party.

**BOC**—Bell Operating Company. One of 22 local telephone companies spun off from AT&T as a result of divestiture, and now reorganized into seven regional Bell holding companies. They are among the largest of the 1,600 independent local phone companies in the U.S.

**BORS(C)HT**—Battery, Overvoltage, Ringing, Supervision, (Codec), Hybrid, Test; the functions performed by a subscriber line card in a telephone exchange.

**Broadband**—A transmission facility whose bandwidth is greater than that available on voice-grade facilities.

Buffering—The process of temporarily storing data in a register or in RAM, which allows transmission devices to accommodate differences in data rates and to perform error checking and retransmission of data received in error.

**Bus**—A transmission path or channel. Typically an electrical connection, with one or more conductors, wherein all attached devices receive all transmissions at the same time. It can be a local-network topology, such as used in Ethernet and the token bus, where all network nodes "listen" to all transmissions, selecting certain ones based on address identification. A bus involves some sort of contention-control mechanism for accessing the bus transmission medium.

Byte—Generally an 8-bit quantity of information, used mainly in referring to parallel data transfer, semiconductor capacity, and data storage. In data communications it is generally referred to as an octet or character.

Byte Multiplexer Channel—A mainframe input/output channel that allows for the interleaving, or multiplexing, of data in bytes.

C-Message—A frequency weighting that evaluates the effects of noise based on its annoyance to the "typical" subscriber of standard telephone service or the effects of noise (background or impulse) on voice-grade data service.

**Carrier**—An analog signal of fixed amplitude and frequency that combines with an information-bearing signal by modulation to produce an output signal suitable for transmission.

**CCITT**—Consultative Committee for International Telephone and Telegraph; an international standards group of the European International Telecommunications Union.

**Central Office (CO)**—A main telephone office, usually within a few miles of a subscriber, that houses switching gear. The central office is commonly capable of handling about 10,000 subscribers.

**Centrex**—A widespread telephone company switching service that uses (typically digital) central office switching equipment, and to which customers connect via individual-extension access lines. Centrex central offices use telephone company equipment exclusively, with each phone set at the customer's premises connected via a separate and dedicated access line, while a Centrex Customer Unit involves the placement of some switching, contention, or concentration equipment on the customer's premises. Typical features include Direct Inward Dialing (DID), Direct Distance Dialing (DDD), and attendant switchboards.

**CEPT**—Conference of European Postal and Telecommunications administrations.

**Channel**—In communications, a physical or logical path allowing the transmission of information. Also, the path connecting a data source and a data sink, or receiver.

Channel Bank—Communications equipment commonly used for multiplexing voice-grade channels into a digital transmission signal (typically 24 channels in the U.S. and 30 channels in Europe).

Channel Time Slot—A time slot starting at a particular phase in a frame and allocated to a channel for transmitting a character signal and possibly in-slot signaling or other information.

**Character**—Standard bit representation of a symbol, letter, number, or punctuation mark. It generally takes on the same meaning as byte.

**Character Code**—One of several standard sets of binary representations for the alphabet, numerals, and common symbols, such as ASCII, EBCDIC, BCD.

**Character Signal**—A set of signal elements representing a character, or in PCM representing the quantizing value of a



### **Glossary of Terms**

sample. In PCM, the term "PCM word" may be used in this sense.

**Circuit Switching**—The process of establishing and maintaining a circuit between two or more users on demand, such that the users have exclusive use of the circuit until the connection is released.

**Clock**—An oscillator-generated signal that provides a timing reference for a transmission link. It is used to control the timing of functions such as sampling interval, signaling rate, and duration of signal elements.

**Codec**—COder-DECoder. Codec represents the A/D and D/A function on a subscriber line card within a telephone exchange.

**Code Conversion**—The process of changing the bit grouping for a character in one code into the corresponding bit grouping for the character in another.

**COFIDEC**—COder-FIlter-DECoder. This is the combination of a codec, the associated filtering, and voltage references required to code and decode voice in a subscriber line card.

**Common Channel Signaling**—A signaling method using a link common to a number of channels for the transmission of signals necessary for the traffic via these channels.

**Companding**—Compressing/expanding; the process of reducing the bandwidth required for representation of an analog waveform for transmission, and then reconstructing (most of) the original waveform at the receiving end. This function is performed by electronic circuitry that applies a compression algorithm. Compression/expansion is generally associated with analog voice signals.

**Companding Law (CCITT Encoding Law)**—Mathematically defined non-linear transfer characteristic used for companding. This may be a smooth continuous function or a piecewise (commonly linear) approximation to a continuous function (CCITT segmented encoding law). The two commonly used laws in telecommunications are  $\mu$ -Law (North America) and A-Law (Europe).

**Compression**—The application of any of several techniques that reduce the number of bits required to represent information in data transmission or storage, thus conserving bandwidth and/or memory, wherein the original form of the information can be reconstructed. May also be referred to as compaction.

**CPE**—Customer Premises Equipment. In telephony, equipment that interfaces to the telephone network and physically resides at the user's location. Normally includes most, but not all, of the gear referred to as network channel terminating equipment (NCTE).

**CRC**—Cyclic Redundancy Check. CRC is a characteristic link-level feature of bit-oriented data communications protocols, wherein data integrity of a received frame, or packet, is checked using a polynomial algorithm based on the content of the frame, and then matched with the result performed by the sender and included in a field appended to the frame. CRC is a basic error-checking method for link-level data transmissions.

Crosstalk—Unwanted transference of electrical energy from one transmission medium to another, usually an adjacent medium. Crosstalk usually occurs in the voice-grade frequency range and is typical of unshielded twisted pair wires in telephony.

**CSDC**—Circuit Switched Digital Capability. CSDC is an AT&Tdesigned service, implemented within the BOCs, that offers users a 56-Kbit/s digital channel on a user-switchable basis. It uses the same local loop as for analog voice, but without loading coils. The user first sets up the analog circuit, then switches to digital mode. CSDC employs time-compression multiplexing over a local loop.

**CVSD**—Continuous Variable-Slope Delta modulation. CVSD is a speech encoding and digitizing technique that uses a one-bit sample to encode the difference between two successive signal levels. Sampling is usually done at 32,000 times per second, though some implementations employ lower sampling rates.

**D3**—D3 channel bank; a specific generation of AT&T 24channel PCM terminal that multiplexes 24 voice channels into a 1.544 MHz digital bit stream. The specifications associated with D3 channel banks are the basis for all PCM device specifications.

D/A (Digital-to-Analog) Converter—Convert a digital word to an analog value.

dB (Decibel)—A power or voltage-level measurement unit.

**dBm**—The decibel signal level referred to one milliwatt, i.e., 0 dBm = 1 mW.

**dBmO**—Signal power measured at a point in a standard test tone level at the same point, i.e., dBmO = dBm - dBr, where dBr is the relative transmission level, or level relative to the point in the system defined as the zero transmission level point.

**dBmOp**—Circuit noise in dBmO, measured on a line with a noise measuring set having psophometric weighting.

dBr-Relative to point of zero transmission level.

**dBrn**—Relative signal level expressed in decibels above reference noise, where reference noise is 1 pW. Hence, 0 dBrn = 1 pW = -90 dBm.

**dBrnC**—Indicates dBrn measurement made with a C-message weighting filter. These units are most commonly used in the U.S., where psophometric weighting is rarely used.

dBrnc0—Noise measured in dBrnc referenced to zero transmission level.

**Decoder (PCM Receiver)**—A device which performs repeated D/A conversion, expansion and the sample-and-hold function necessary to convert a serial stream of PCM samples to a sample-and-hold equivalent of the originally encoded analog signal. See Codec and Decoding.

**Decoding**—A process in which one of a set of reconstructed analog samples is generated from the digital character signal representing a sample.

**Dedicated Line**—A dedicated circuit, a nonswitched channel, or a private line.

**Delay**—In communications, the wait time between two events, such as from when a signal is sent until it is received.

**Demodulator**—A functional section of a modem that converts received analog line signals to digital form.

**Dial-Up**—Describes the process of, or the equipment or facilities involved in, establishing a temporary connection via the switched telephone network.

**Digit**—A member selected from a finite set. Note that in digital transmission, a digit may be represented by a signal element, being characterized by the dynamic nature, discrete condition and discrete timing of the element, e.g., it may be represented as a pulse of specified amplitude and duration.

**Digital**—Digital refers to communications procedures, techniques, and equipment where information is encoded as either a binary "1" or "0". It is the representation of information in discrete binary form, discontinuous in time, as opposed to the analog representation of information in variable, but continuous, waveforms.

**Digital Loopback**—A technique for testing the digital processing circuitry of a communications device. It may be initiated locally, or remotely via a telecommunications circuit. The device being tested will echo back a received test message, after first decoding and then re-encoding it, the results of which are compared with the original message.

Digital Multiplex Equipment—Equipment for combining, by time division multiplexing (multiplexer), a defined integral number of digital input signals into a single digital signal at a defined digit rate and also for carrying out the inverse function (demultiplexer).

**Digital Signal**—A signal constrained to have a discontinuous characteristic in time and a set of permitted discrete values.

**Digital Switching**—The process of establishing and maintaining a connection, under stored program control, where binaryencoded information is routed between an input and an output port. Generally, a "virtual" through circuit is derived from a series of time slots (time-division multiplexing), which is more efficient than requiring dedicated circuits for the period of time that connections are set up.

Digital Telephone—A telephone terminal that digitizes a voice signal for transmission and decodes a received digital signal back to a voice signal. Note that it will normally multiplex 64 Kbps voice and separate data inputs at multiples of 8 Kbps.

**Distortion**—The failure to reproduce an original signal's amplitude, phase, delay, frequency, etc. characteristics accurately.

**DPSK**—Differential Phase Shift Keying. DPSK is a modulation technique for transmission where the frequency remains constant but phase changes will occur from 90°, 180° and 270° to define the digital information.

Dry Line—A telephone line without battery voltage present.

DTMF—Dual Tone Multi-Frequency (dialing).

**Duplex**—A mode of operation permitting the simultaneous two-way independent transmission of telegraph or data signals.

Echo—In communications, the reflection back to the sender of transmitted signal energy. The amount of delay in an echo depends on the distance from the transmitter to the point of reflection.

Echo Cancellation—A technique being used in new higherspeed analog-line modems, that allows for the isolation and filtering out of unwanted signal energy resulting from echoes, from the main transmitted signal.

Echo Suppressor—A device used to minimize the effect of echo by blocking the echo return currents; typically a voice-operated gate that allows communication one way at a time.

Encoder (PCM)—A device that performs repeated sampling, compression, and A/D conversion to change an analog signal to a serial stream of PCM samples representing the analog signal.

Envelope Delay Distortion—Envelope delay is the derivative of the circuit phase shift (in radians) with respect to frequency (radians per second). The deviation of this derivative at any frequency from the derivative's value at a prescribed frequency (usually 1800 Hz) is called envelope delay distortion (EDD).

Equalizer—An electrical network in which phase delay or gain varies with frequency to compensate for an undesired ampli-

tude or phase characteristic in a frequency-dependent transmission line.

Equivalent Bit Rate—In a line-coded signal, the number of binary digits that can be transmitted in a unit of time.

**Error Ratio**—A measure for the distortion of a digital signal is the error rate which is defined as the number of wrongly received bits divided by the total number of received bits.

**Expansion**—Expansion of a compressed signal back to its original dynamic range. See Companding.

**FDM**—Frequency-Division Multiplex. A process that permits the transmission of two or more signals over a common path by using a different frequency band for each signal.

#### FDX—Full duplex.

Flag—In communications, a bit pattern of six consecutive "1" bits (character representation is 01111110), used in many bit-oriented protocols to mark the beginning (and often also the end) of a frame.

Four-Wire Circuit—A circuit with two pairs of conductors, one pair for the "go" channel and one pair for the "return" channel.

Frame—A set of consecutive digit time slots in which the position of each digit slot can be identified by reference to a frame alignment. The frame alignment signal does not necessarily occur, in whole or in part, in each frame.

Frame Alignment—The state in which the frame of the receiving equipment is correctly phased with respect to that of the received signal.

Frame Alignment Signal—The distinctive signal used to enable frame alignment to be secured.

**Frame Alignment Time Slot**—A time slot starting at a particular phase in each frame and allocated to the transmission of a frame alignment signal.

Frequency Modulation (FM)—A method used to encode a carrier wave by varying the frequency of the transmitted signal.

**FSK**—Frequency-Shift Keying. A modulation technique where two different tones represent either the "0" or the "1" state of binary information.

**Full Duplex**—A mode of operation permitting simultaneous transmission of information between two locations in both directions.

Gain—The increase in signal amplitude realized when a signal passes through an amplifier or repeater (normally measured in decibels).

Gain Level Linearity (Gain Tracking)—A measurement of the dependence of a device gain on signal level. The output signal is compared to the input signal (assuming unity gain) over a range of input signals. The variation of gain from a constant gain (determined at 0dBm input level) is the gain track-ing error.

**Gaussian Noise**—Undesirable random electrical energy that is introduced into a transmission channel from the environment. It is generally of low amplitude but may still occasionally interfere with a carrier signal. Also known as electrical background noise.

**Ground Start**—A telephony term describing a signaling method where one station detects that a circuit is grounded at the other end.

**Half-Duplex**—A mode of operation permitting transmission of information between two locations in only one direction at a time.

HDB-3 Code, High Density Bipolar 3 Code—In this code, two consecutive ones of the same polarity are permitted (interrupting a zero sequence which is too long). These violation bits, moreover, are arranged to form an AMI sequence in itself.

**Highway**—A common path or a set of parallel paths over which signals from a number of channels pass with separation achieved by time division.

**Hybrid**—A bridge-type circuit or connecting device that combines the function of providing impedance matching between certain circuits and isolation between other circuits. A hybrid is often used to connect four-wire lines to a two-wire line so that in both directions of transmission the four-wire lines are isolated from each other, but are connected to the two-wire line.

Idle Channel Noise (ICN)—The total signal energy measured at the output of a device or channel under test when the input of the device or channel is grounded (often a wide-band noise measurement using a C-message weighting filter to bandlimit the output noise).

Interface—A shared boundary. A physical point of demarcation between two devices, where the electrical signals, connectors, timing and handshaking are defined. It is also the procedure, codes, and protocols that enable two entities to interact for the meaningful exchange of information.

Intermodulation—The modulation of the components of a complex wave by each other (in a nonlinear system).

Intermodulation Distortion—An analog line impairment when two frequencies interact to create an erroneous frequency, in turn distorting the data signal representation.

**ISDN**—Integrated Services Digital Network. A future communication network intended to carry digitized voice and data multiplexed onto the public network.

**IVDT**—Integrated Voice/Data Terminal. One of a relatively new family of devices that features a terminal keyboard/display and voice telephone instrument. It may contain varying degrees of local processing power, ranging from full personal computer capacity to directory storage for automatic telephone dialing. May also be designed to work with a specific customer premises PBX, or else be PBX independent.

Jitter—A type of analog communication line distortion caused by abrupt, spurious signal variation from a reference timing position, and capable of causing data transmission error, particularly at high speeds. The variation can be in amplitude, time, frequency or phase.

Justification (Pulse Stuffing)—A process of changing the rate of a digital signal in a controlled manner so that it can accord with a rate different from its own inherent rate, usually without loss of information.

**Kbit/s**—Kilobits per seconds; a standard measure of data rate and transmission capacity.

**Key System**—A miniature PABX that accepts 4 to 10 lines and can direct them to as many as 30 telsets.

μ-Law—A companding law accepted as the North American standard for PCM based systems.

**LAN**—Local Area Network; a data-only communications network between data terminals using a standard interface to the network.

Line Code—A code chosen to suit the transmission medium and giving the equivalence between a set of digits generated in a terminal of other processing equipment and the pulses chosen to represent that set of digits for the line transmission.

Load Capacity (Overload Point)—In PCM, the level expressed in dBm0, of a sinusoidal signal the positive and negative peaks of which coincide with the positive and negative virtual decision values of the encoder.

Loading—A process of adding inductance to a transmission line to minimize amplitude distortion. It is generally accomplished with loading coils.

Local Loop—In telephony, the wire pair that connects a subscriber to a phone company end office. It typically contains two wires, though four-wire local loops are common, especially with leased voice-grade circuits.

Local Network—A type of high-speed data communications arrangement wherein all segments of the transmission medium (typically, coaxial cable, twisted-pair wire, or optical fiber) are under the control of the network operator. Also referred to as LAN for local-area network.

**Longitudinal Balance**—The common-mode rejection of a telephone circuit.

**Loopback**—Directing signals back toward the source at some point along a communication path.

Loop Resistance—The loop resistance of a cable pair is the dc resistance from the telephone office to a distant point. It may include a coil at the far end. If no coil is present, a short must be placed across the tip and ring. Corrections for temperature variations from 68°F must be made to the measured dc resistance in order to determine if the loop resistance is correct.

Loop Start—The most commonly used method of signaling an off-hook condition between an analog phone set and a switch, where picking up the receiver closes a wire loop, thus allowing DC current to flow, which is detected by a PBX or central office switch and interpreted as a request for service.

**Loss**—A reduction in signal strength, expressed in decibels. Also attenuation, opposite of gain.

**Low Pass**—A specific frequency level, below which an analog filter will allow all frequencies to pass; opposite of high-pass.

LRC—Longitudinal Redundancy Check.

Master Clock—A clock which generates accurate timing signals for the control of other clocks and possible other equipments.

MCU-MicroComputer Unit (Also MicroController Unit).

Modem—MOdulator-DEModulator. The modem is a unit that modulates and demodulates digital information from a terminal or computer port to an analog carrier signal for passage over an analog line.

Modified Alternate Mark Inversion—An AMI signal which does not strictly conform with alternate mark inversion but includes violation in accordance with a defined set of rules.

MPU—MicroProcessor Unit.

**Mu Law**—A companding/encoding law commonly used in the U.S. (same as  $\mu$ -Law).

Multiframe—A set of consecutive frames in which the position of each frame can be identified by reference to a multiframe alignment signal. The multiframe signal does not necessarily occur, in whole or in part, in each multiframe.

**Multiplex**—To simultaneously transmit two or more messages on a single channel.

**Multiplexing**—The process of combining multiple signals into a single channel for transmission over common facilities.

Mux-Multiplex or multiplexer.

Mux, 30-Channel (U.K. & Europe)—CCITT recommended form for PCM multiplex equipment. Consists of 8-digit A-Law, 30 speech channels plus two utility channels (32 time slots in all), and a transmission rate of 2,048 kbit/s.

Mux, 24-Channel (U.K.)—Early PCM multiplex equipment. Consists of 7-digit A-Law, one signaling bit associated with each time slot, 24 channels (time slots), and a transmission rate of 1536 Kbit/s.

**Noise**—Any extraneous and unwanted signal disturbances in a communications link (e.g., electromagnetic interference, or EMI). Usually experienced as random variations in signal voltage or current, or interfering signals.

Non-Synchronous Network (Asynchronous Network)—A network in which the clocks need not be synchronous or mesochronous.

**Off-Hook**—The circuit condition resulting when the handset is lifted from the hook switch of the telephone set; i.e., a low dc impedance is placed across the line causing loop current flow that is recognized by a relay at the central office as a request for service.

**Off-Line**—The condition in which a user, terminal, or other device is not connected to a computer, or is not actively transmitting via a network.

**On-Hook**—The circuit condition resulting when the handset of a telephone is replaced on its cradle (high dc impedance).

**On-Line**—The condition in which a user, terminal, or other device is actively connected with the facilities of a communications network or computer.

**PABX**—Private Automatic Branch Exchange; a customerowned, switchable telephone system providing internal and/or external station-to-station dialing.

**Packet**—A sequence of data, with associated control elements, that is switched and transmitted as a whole. Packet refers mainly to the field structure and format defined within the CCITT X.25 recommendation. Multiple packets may be required to carry one complete document or a lengthy block of information.

**PAD**—Packet Assembler/Disassembler; a network interface device that allows multiple asynchronous and/or synchronous terminals or host computer ports to interface to a packet-switching network. It is also a protocol conversion device that allows user terminals not equipped for packet switching to communicate over an X.25-based channel. May also be used to allow connected user stations to open and close sessions with a remote host and to set specific transmission parameters. PAD operation and functions are fully delineated in CCITT recommendations.

**PBX**—Private Branch Exchange; a class of service in standard Bell System terminology that typically provides the same service as PABX.

**PCM Binary Code**—A pulse code in which the quantized values are identified by binary numbers taken in order. Note that this term should not be used for line transmission.

**PCM Multiplex Equipment**—Equipment for deriving a single digital signal at a defined digit rate from two or more analog channels by using a combination of pulse code modulation and time-division multiplexing (multiplexer), and also for carrying out the inverse function (demultiplexer). The description should be preceded by the relevant equivalent binary digit rate, e.g., 2048 Kbit/s PCM multiplex equipment.

**Peak Limiting**—In PCM, the effect caused by the application to an encoder of an input signal whose value exceeds the virtual decision values of the encoder.

Phase Jitter—In telephony, the measurement, in degrees out of phase, that an analog signal deviates from the referenced

phase of the main data-carrying signal. Phase jitter is often caused by alternating current components in a telecommunications network.

**Port**—A point of access into a computer, a network, or other electronic device. It is also the physical or electrical interface through which one gains access, or the interface between a process and a communications or transmission facility.

Primary Block (American: Digroup)—A basic group of PCM channels assembled by time-division multiplexing.

**Propagation Delay**—The time interval between specified reference points on the input and output voltage waveforms.

Protocol—A formal set of rules which govern the format, timing, sequencing, and error control of exchanged messages on a data network. It may also include facilities for managing a communications link and/or contention resolution. A protocol may be oriented toward data transfer over an interface, between two logical units directly connected, or on an endto-end basis between two end users over a large and complex network.

**Psophometric Weighting**—A frequency weighting similar to C-Message weighting that is used as the standard for European telephone system testing.

Pulse Code Modulation (PCM)—A process in which an analog signal is sampled, and the magnitude of each sample with respect to a fixed reference is quantized and converted by coding to a digital signal. This is the prevalent technique for digital transmission in communications systems.

**Pulse Dialer**—A device that generates pulse trains corresponding to digits or characters used in impulse or loopdisconnect dialing.

**Quantizing**—A process in which samples are classified into a number of adjacent intervals (amplitude steps), with each interval step being represented by a single value called the quantized value.

**Quantizing Distortion**—Due to the restriction of a finite number of produced amplitude steps, a difference occurs between the information which can be transmitted and the original information. This difference is called quantizing distortion.

Quantizing Distortion Power—The power of the distortion component of the output signal resulting from the process of quantizing.

**Queuing**—In telephony, a feature that allows calls to be "held" or delayed at the origination switch while waiting for a trunk to become available. It is also the sequencing of batch data sessions.

**Regeneration**—The process of recognizing and reconstructing a digital signal so that the amplitude, waveform and timing are constrained within stated limits.

**Repeater**—An amplifier and associated equipment used in a telephone circuit to process a signal and retransmit it.

**Repertory Dialer**—A dialer that stores a repertory of telephone numbers and dials any one of them automatically on request.

Return Loss (RL)—The return loss of a circuit is a measure of the amount of transmitting current which is transferred to the receiver at the same location due to impedance mismatches. The higher the ratio in dB, the better the return loss.

**Sample**—The value of a particular characteristic of a signal at a chosen instant.

Sampled Data System—A system that operates on samples of the analog input signals. It can be either analog (e.g.,



switched capacitor filter) or digital (speech coding/digital filter) processing or both.

**SCU**—Subscriber Channel Unit; the circuitry at a telephone exchange associated with an individual subscriber line or channel.

Segmented Encoding Law—An encoding law where an approximation to a smooth law is obtained by a number of linear segments.

Signaling—The transmission of control or status information between switching systems in the form of dedicated bits or channels of information which is inserted on trunks with voice data.

Signaling Time Slot—A time slot starting at a particular phase in each frame and allocated to the transmission of signaling.

Signal-To-Distortion Ratio (S/D)—The ratio of the input signal level to the level of all components that are present when the input signal (usually a 1.020 KHz sinusoid) is eliminated from the output signal (e.g., by filtering).

Single Channel Codec—A codec which is designated to operate on a single signal source and not in a multiplexed mode which performs the codec function for more than one signal source.

Single Chip Codec—A single integrated circuit capable of performing all codec functions and in some cases providing an auxiliary signaling interface. It may be either single channel or multiplexable.

**SLIC**—Subscriber Line Interface Circuit; a device that performs the 2-4 wire conversion, battery feed and other line interface functions on a subscriber telephone line.

Smoothing (Decode or Reconstruction) Filter—Usually low pass. Restores the desired analog signal at the S & H, D/A or decoder output by blocking high frequency components produced by sampling.

**Subscriber Line**—The permanent connection between a station and the switching center that serves it.

Syn (Sync)—A bit or character used to synchronize a time frame in a time-division multiplexer. Also, a sequence used by a synchronous modem to perform bit synchronization or by a line controller for character synchronization.

**Synchronous**—Two signals are synchronous if their corresponding significant instants have a specific phase relationship.

**Synchronous Modem**—A modem that uses a derived clocking signal to perform bit synchronization with incoming signals.

**Synchronous Network**—A network in which the clocks are controlled so as to run, ideally, at identical rates, or at the same mean rate with limited relative phase displacement.

**Synchronous Transmission**—A mode of digital transmission in which discrete signal elements (symbols) are transmitted at a fixed and continuous rate.

T Carrier—A time-division multiplexed, typically telephone company-supplied, digital transmission facility, usually operating at an aggregate data rate of 1.544 Mbit/s and above.

**T1 Carrier**—A PCM system operating at 1.544 Mbit/s and carrying 24 individual voice-frequency channels.

**T1C**—AT&T term for a digital carrier facility used to transmit a DS-1C formatted digital carrier signal at 3.152 Mbit/s.

**T2**—AT&T term for a digital carrier facility used to transmit a DS-2 formatted digital carrier signal at 6.312 Mbit/s.

**Telco**—Telephone Central Office, in most usages; but also, a generic abbreviation for telephone company.

Tie Line—A leased or private dedicated telephone circuit provided by common carriers that links two points together without using the switched telephone network.

Time Division Multiplexing (TDM)—Interleaving digital data from many users onto one or two serial communications links by dividing channel capacity into time slices.

**Time Slot**—Any cyclic time interval which can be recognized and defined uniquely.

**Timing Recovery (Timing Extraction)**—The derivation of a timing signal from a received signal.

Timing Signal—A cyclic signal used to control the timing of operations.

Tip (T) and Ring (R)—Terms used to identify the two conductors of a telephone circuit. These terms originate from switchboard terminology for cord circuits, in which a four-wire circuit is designated T1, T2, and R1 and R2.

**Transceiver**—Generic term describing any device, usually a terminal, that can both transmit and receive.

Transients-Intermittent, short-duration signal impairments.

Translator—In telephony, a central office device that converts dialed or tone digits into call-processing information.

Transmission—The dispatching of a signal, message, or other form of intelligence by wire, radio, telegraphy, telephony, facsimile, or other means (ISO). It consists of a series of characters, messages or blocks, including control information and user data. Also referred to as the signaling of data over communications channels.

Transmultiplexer—An equipment which transforms signals derived from frequency-division multiplex equipment to timedivision multiplexed signals having the same structure as those derived from PCM multiplex equipment and vice versa.

Transparent Mode—Typically bisync data transmission where the recognition of control characters is suppressed. Also the operation (usually) of a digital transmission facility such that the user has complete and free use of the available bandwidth; generally implies out-of-band signaling.

**Trunk**—A telephone circuit or channel between two central offices or switching entities.

**Trunk Exchange**—A telephone exchange dedicated primarily to interconnecting trunks.

Trunk Group—Multiple trunk circuits between the same two switching centers that can be accessed by dialing a single trunk number and use the same multiplexing equipment at both ends.

T-Span—A telephone circuit or cable through which a T-carrier runs.

Twist—The amplitude ratio of a pair of DTMF tones. Because of transmission and equipment variations, a pair of tones that originated equal in amplitude may arrive with a considerable difference in amplitude.

**Two-Wire Circuit**—A circuit with two conductors providing "go" and "return" channels.

Virtual Decision Value—Two hypothetical decision values, used in quantizing or encoding. Located at the ends of the working range used, and obtained by extrapolation from the real decision values. Effectively specifies the maximum input signal amplitude.

**Voice Digitization**—The conversion of an analog voice into digital symbols for storage or transmission.

Voice Frequency—A frequency within that part of the audio range that is used for the transmission of speech of commercial quality, i.e., 300-3400 Hz.

Voice-Grade Channel—A telecommunications circuit used primarily for speech transmission but suitable for the transmission of analog or digital data, or facsimile. It typically supports a frequency range of 300 to 3400 Hz.

Weighting Filters—Several different filters have been used to represent the transmission pass-band characteristics of different communications networks. The two most frequently

used are C-message (North America) and Psophometric (Europe) weighting filters.

Wet Line—A telephone line with battery voltage present.

Working Range—The permitted range of values of an analog signal over which a transmission or other processing equipment can operate.

Zero Transmission Level Point (OTLP)—An arbitrary point in a transmission system to which all relative levels at other points in the system are referred. The OTLP is usually the transmitting toll switchboard or testboard.



# G24002

## **Microcircuits**

### Subscriber Line Interface Circuit (SLIC) — Interface IC


#### Features

- Advanced Dielectrically Isolated Bipolar Monolithic technology
- Meets both North American and LSSGR Central Office Transmission and Signaling Standards
- Provides SLIC interface and BORSHT functions
- · Longitudinal balance of 59 dB or greater
- Tip Party Mark detection
- Tip/Ring to ground or battery short circuit detection
- Thermal shutdown circuit
- · Source/sink current capability (117 mA at Tip and Ring)
- · Program-controlled power reduction in Idle mode
- Available in 28-pin DIP or PLCC package

#### **General Description**

GTE Microcircuits' G24002 SLIC Interface IC is a High Voltage Dielectrically Isolated Bipolar Monolithic LSI circuit designed to provide a direct interface to a telephone subscriber loop. The Interface IC is designed to function in combination with the GTE G24010 SLIC Control IC. This two-chip set, when combined with a PCM Codec/Filter, results in a highly versatile solid-state SLIC-based Line Card which is ideally suited for Central Office Switch or PABX applications. The two-chip set provides BORSHT functions which include:

- Floating-polarity battery feed with controlled loop current
- Overvoltage protection (external)
- Ringing
- Supervision/signaling
- 2 to 4 wire hybrid conversion
- System testing
- Microcomputer control logic interface
- Hybrid software selectable networks (one-of-three)



### **ADVANCE INFORMATION**

This is advanced information and specifications are subject to change without notice.

The Interface IC provides battery feed, Tip and Ring current sourcing functions, Tip and Ring short protection, Tip Party Mark sensing, thermal shutdown, overvoltage protection and a direct interface to the telephone subscriber loop. Its companion IC, the G24010 Control IC, provides all necessary control outputs for driving Ringing and Testing relays, as well as other user-defined relay options. It also provides standard Ring-Trip, Loop Sense and Ground Start detection circuits, plus a DC Loop Control circuit which feeds the G24002 Interface IC to guarantee correct Tip and Ring voltages. The Control IC also contains a parallel I/O Logic Control Interface bus which can be interfaced to a system microcomputer or other control device. The Logic Interface allows external control of the various SLIC functions, including: Cut-Over functions, Tip Ground, Testing, Ringing, and Ring Trip Disable.

#### Absolute Maximum Ratings (Note 1)

Ratings	Symbol	Value		
Supply Voltage	VDD	+ 6V		
	Vss	-6V		
	VBAT	- 60V		
DC Loop Current	ILOOP	65 mA ·		
Operating Temperature	TA	0°C to +70°C		
Storage Temperature	Ts	-40°C to +85°C		

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

Notes:

 Exceeding these ratings may cause permanent damage, functional operation under these conditions is not implied.

Parameter	Symbol	Min	Max	Units	
Supply Current (THRZ = 0V, VBAT = -50V)	IDD ISS		1.0 0.9	mA mA	
	Ivв	_	4.5	mA	
.ogic Interface		<b>.</b>	······································		
Input Low Voltage (PIN = TRHZ)	VIL	-	0.8	v	
Input High Voltage	ViH	2.4		v	
Input Low Current ( $0 \le V_{IN} \le 0.8V$ )	lı.	-	100	μA	
Input High Current ( $2.4 \le VIN \le VDD$ )	ы	-	400	μA	
Output Low Voltage (IL = 10 $\mu$ A)	Vol	-	0.4	v	
Output High Voltage (IL = $-10 \ \mu A$ )	Voн	4.0	-	v	
Battery Feed					
Feed Voltage (VBAT = -50V)	VT-VR				
SUMB = 3.5V		33.5	35.8	v	
SUMB = 1.0V		8.96	10.86	v	
SUMB = 0.0V		- 0.87	+ 0.87	v	
SUMB = -1.0V		- 10.8	-9.1	v	
SUMB = -3.5V		- 35.5	- 33.9	v	
DC Loop Control Output (VBAT = -50V)	ХМТВ				
SUMB = 3.5V	1	- 0.5	-0.4	v	
SUMB = 1.0V		- 1.27	- 1.18	v	
SUMB = 0.0V		- 1.58	- 1.48	v	
SUMB = -1.0V		- 1.88	- 1.79	v	
SUMB = -3.5V		- 2.70	- 2.55	v	
VBAT/2 Filter Output (VBAT = $-50V$ , SUMB = 0)	VBF	- 25.15	- 24.85	v	
Scaled VBAT/2 (VBAT = $-50V$ , SUMB = 0)	SVB	- 3.4	- 3.2	v	
Common Mode DC Input (VBAT = $-50V$ , SUMB = 0)	VCM	- 25.1	- 24.9	V	
Tip Overhead Voltage (VBAT = -50V, SUMB = 0)	VAT	- 2.2	_	v	
Ring Overhead Voltage (VBAT = $-50V$ , SUMB = 0)	VAR		- 47.8	V	
Tip/Ring Short to Ground or VBAT (VBAT = $-50V$ , SUMA = 1V, VT and VR connected to $-25V$ thru 100 $\Omega$ )					
VCM = -18.7		- 26	- 24	v	
VCM = -19.7		-40	- 38	v	
VCM = -30.3		- 12	- 10	v	
VCM = -31.3		-26	-24	l v	

. . ....

Insertion Loss (RT-R = 500 ohms, f = 1000 Hz)				
2-Wire to 4-Wire	GTX	- 6.22	- 5.92	dBV
4-Wire to 2-Wire	GRCV	- 2.64	-2.34	dBV
Level Linearity	GLIN			
+3 to -37 dBmO		_	± 0.25	dB
-37 to -50 dBmO		—	± 0.50	dB
2-Wire Return Loss	RL2w			
200 Hz to 500 Hz		21	-	dB
500 Hz to 3400 Hz		27	—	dB
4-Wire Return Loss (Loaded/Non-Loaded 900/2.16 µF)	RL₄w			
200 Hz to 500 Hz		20	-	dB
500 Hz to 2500 Hz		25	_	dB
Longitudinal Balance (2-Wire, 200 Hz to 3000 Hz)	LB2w	59	—	dB
Transfer Balance (4-Wire, 200 Hz to 3000 Hz)	LB4w	59	—	dB
Idle Channel Noise (T-R Terminated 900/2.16 µF)	Ντχ	-	2	dBrnc
Idle Channel Noise (RCV = GND)	NRC	-	2	dB
Harmonic Distortion (f = 1000 Hz)	2nd HAR.	- 48	_	dBv
· · ·	3rd HAR.	- 52	-	dBv
Power Supply Rejection ( $f = 1000 \text{ Hz}$ )	PSRR	- 50	_	dB

#### **Functional Description**

The G24002 SLIC Interface IC is designed to be used in combination with the G24010 SLIC Control IC. This two-chip set, when combined with a PCM Codec/Filter, results in a highly versatile solid-state SLIC-based Line Card which is ideally suited for Central Office Switch or PABX applications.

The G24002 Interface IC provides battery feed, Tip and Ring current sourcing short protection, Tip Party Mark sensing, Thermal Shutdown and Overvoltage Protection, as well as a direct interface to the telephone subscriber loop. Its companion circuit, the G24010 Control IC, provides all remaining SLIC functions, including control outputs for driving Ringing, Testing and other user-defined relays, standard Ring-Trip, Loop Sense, and Ground Start detection circuits, plus a DC Loopback Control circuit to guarantee correct Tip and Ring voltages at the G24002 Interface IC. The Control IC also contains a parallel I/O Logic Control Interface bus for interfacing to a system microcomputer or other control device. The Logic Interface allows external control of various SLIC functions, including Cut-Over functions, Tip Ground, Testing, Ringing, and Ring-Trip Disable. Following is a description of the various SLIC Interface IC functions:

#### Subscriber Loop Environment

The subscriber loop consists of a 2-wire twisted pair (Tip and Ring), connected directly to the subscriber telephone set or other equivalent device. When the telephone is off-hook, the Interface IC applies a DC feed voltage across the Tip and Ring lines, resulting in DC loop current flow between the Tip and Ring feed connections. In this off-hook condition, both incoming and outgoing voice signals are superimposed on the DC feed voltage. In contrast, during an on-hook condition, the DC feed current path is opened, thus interrupting the flow of loop current. The Interface IC senses loop current status, and conveys any off-hook condition to the Central Office Switch or PABX via the G24010 Control IC.

In actual applications, the subscriber loop resistance may vary from 400 ohms (telephone set resistance) for short lines, to as much as 2000 ohms for long lines. To control power dissipation and loop current over short lines, a DC Loop control circuit (within the G24010 Control IC) is used. Depending on the loop length and its location with respect to AC power lines, unde-

sirable longitudinal currents are often induced onto the subscriber line. These longitudinal currents are rejected by the Interface IC which transmits only the differential mode voice signal. Any common mode signal induced by the longitudinal currents are attenuated by 59 dB or better. The Interface IC is capable of accommodating up to 40 mA rms longitudinal induced currents on the Tip or Ring side of the loop.

The ringing function is performed by activating a Ring Relay which connects a ring generator to the loop, thus making the loop connection. This function is performed by the G24010 Control IC. Once the loop connection has been made and the subscriber answers the telephone, the Interface IC is ready for voice transmission. Voice transmission is accomplished by the Control IC, using a 2-wire to 4-wire switched-capacitor network. The switched-capacitor network selects from three different types of line networks, namely loaded, non-loaded and 9:2. This 2-wire to 4-wire conversion is referred to as the hybrid function.

To protect the SLIC circuits from lightning strikes, a bridged diode network is used across the Tip and Ring connections.

#### **Tip Drive Amplifier**

The Tip Drive Amplifier is a precision transconductance amplifier which provides DC and AC current feed to the Tip side of the subscriber loop. The Tip Drive Amplifier is capable of sinking or sourcing 117 mA and has a transconductance of 4 mA/V. The transconductance is set by an external resistor.

#### **Ring Drive Amplifier**

This amplifier functions identical to the Tip Drive Amplifier, except that it provides DC and AC current feed to the Ring side of the subscriber loop.

#### **Common Mode Amplifier**

The Common Mode Amplifier (biased at VBAT/2) senses and amplifies the common mode voice signal across the Tip and Ring connections. This common mode signal, (VT + VR)/2, is amplified by a factor of 3.33 and fed to the Tip and Ring Drive Amplifiers. The function of this amplifier is to synthesize a longitudinal (common mode) input impedance of virtual AC ground at the Tip and Ring connections.

This detector circuit monitors the output of the Common Mode Amplifier. Should the output become within 7.75 volts of either ground or VBAT, the Tip and Ring Drive Amplifiers are placed into a high-impedance state. This voltage threshold represents a short of Tip and/or Ring to ground or VBAT. When placed in the high-impedance state, drive current is removed from the loop.

#### **AC Summing Amplifier**

The function of this amplifier is to provide the sum of the received voice signal and the transmit voice signal. The transmit voice signal is fed back to the circuit in order to synthesize the Tip and Ring input impedance to 900: 2.16  $\mu$ F. Signal SUMA represents the ground referenced summing voltage. Amplifier gain is set by the use of external resistors.

#### **Phase Splitter Amplifier**

The function of this amplifier is two-fold. First, it sums the DC signal SUMB with the voice signal, and second, it level shifts the combined (summed) signals and converts the single-ended input into two outputs (balanced around Vear/2). These two outputs are equal in amplitude, but 180 degrees out of phase.

#### **XMT Differential Amplifier**

This amplifier is used to amplify the difference between the Tip line and Ring line voltages. The output (XMTA) is used to synthesize the input impedance (900 ohms) across the Tip and

#### **Tip Party Mark (TPM)**

This detector circuit is used to sense a difference voltage between the Common Mode Amplifier output and VBAT/2. When a difference is sensed, it generates the logic output (TPM). Under normal operating conditions, the Common Mode Amplifier output is equal to VBAT/2. However, when a Tip Party Mark is placed on the line, Tip current will not be equal to Ring current, thus causing the Common Mode Amplifier output to deviate from VBAT/2. This deviation will trip the detector and produce a TPM output.

#### **VBAT/2 Voltage Reference**

This circuit generates the VBAT/2 reference voltage for use within the Interface IC.

#### **Power-Down and Thermal Shut-Down**

The Power-Down circuit controls power dissipation within the Interface IC. When the TRHZ input is true (logic 1), all internal amplifiers are placed into a high-impedance state. Output drive current and internal bias current is totally shut off, thus reducing power consumption to a minimum.


The Thermal Shut-Down circuit senses the temperature of the Interface IC. Should it reach 125°C, all internal amplifiers are shut down and power dissipation is reduced to a minimum.

#### **Pin Function Table**

Pin	Description	
AR	Output of Ring Drive Amplifier	
AT	Output of Tip Drive Amplifier	
СМ	Common Mode Feedback Input from Tip and Ring	
Q1B	Connection to Base of External NPN Transistor Q1	
Q12E	Connection to Emitters of Transistors Q1 and Q2	
Q2B	Connection to Base of Transistor Q2	
Q3B	Connection to Base of Transistor Q3	
Q34E	Connection to Emitters of Transistors Q3 and Q4	
Q4B	Connection to Base of Transistor Q4	
RFR	Connection to Ring Line Gm Setting Resistor	
RFT	Connection to Tip Line Gm Setting Resistor	
RPR	Ring Line Transmit Input	
RPT	Tip Line Transmit Input	
SUMA	Summing Amplifier Inverting Input	

Pin	Description		
SUMB	DC Loop Current Control Input		
SOUT	Summing Amplifier Output		
SVB	Scaled-Down VBAT/2 Output		
THRZ	Logic Input to Place IC in High Impedance State		
TPF	Tip Party Mark Filter Pin Source (Z = 110K ohms)		
TPM	Tip Party Mark Detector Output		
VB1	Battery Supply (-50V)		
VB2	- 50V Battery Supply for Input Protection Diodes		
VBF	VBAT/2 Filter Pin (Source $Z = 75K$ ohms)		
XMTA	Transmit Output to SLIC Control IC		
ХМТВ	Scaled-Down Transmit Output for DC Loop Control		
GND	Ground		
VDD	+5.0V Power Supply		
Vss	-5.0V Power Supply		

#### **Pin Configuration**



#### Applications

Figures 1 and 2 represent a typical application where the G24002 Interface IC is used in conjunction with the G24010 Control IC to form a Subscriber Loop Interface Circuit (SLIC). The addition of a PCM Codec/Filter to this circuit would result in a highly efficient Line Card for use at a Central Office or PABX station.

A description of the various external components is as follows:

#### Q1 through Q4

Since the G24002 Interface IC is a high voltage, low current device, four external emitter followers are required to drive the Tip and Ring terminals. For a 2000 ohm loop resistance, each transistor dissipates approximately 130 mW; for a loop resistance of 500 ohms, each transistor dissipates approximately 600 mW.

#### RF1 and RF2

These two resistors are used in conjunction with the Tip and Ring Drive Amplifier. These resistors, in combination with internal matched resistor pairs, serve to configure the Drive Amplifier into a transconductance amplifier with a transconductance of 4 mA/V.

#### **RP1, RP2 and DB**

RP1 and RP2, along with the Diode Bridge (DB), provide lightning protection.

#### RCM1 and RCM2

These two resistors serve to combine the Tip and Ring voltages, thus providing a common mode signal to an internal Common Mode Amplifier.

#### **RIN1 and RIN2**

These resistors, in combination with internal resistors, form the internal XMT Differential Amplifier.

#### RG1, RG2 and RSF

These are gain-setting resistors for the RCV signal. as received from the PCM Codec/Filter and XMTA signal.

25 04B

24 СМ

22 YMTR

20

19 RPR

ХМТА 23

RPT

VB2

#### CZIN

CZIN, along with RG1, provides a feedback path for the signal which appears across Tip and Ring. The purpose of this feedback is to synthesize ZIN "impedance locking" across Tip and Ring (approximately 900:2.16 µF).

#### CTPF and CVBF

CVBF filters out any power supply noise. CTPr filters out the AC signal components prior to the Tip Party Mark detector circuit within the G24002 Interface IC.

#### R1 through R4

These four resistors are used to scale down the Ring-Tip sensed signal such that it can be processed by CMOS circuits.

#### R5. R6 and C1. C2


These four components, in combination with an internal Op Amp, form a two-pole, low-pass filter to extract the DC component from the AC ringing voltage.


#### CHIT

This external capacitor, in conjunction with an internal resistor, forms a symmetrical integrator circuit. The purpose is to provide "Hit" protection, i.e., blocking pulses that are less than 10 mS in width.

#### CLF

This external capacitor serves as a loop-filter for the DC loop control circuit.








#### **External Component List**

Symbol	Value	Tolerance
R1, R2	5ΜΩ	±0.25% Ratio Match
R3, R4	81 14ΚΩ	±0.25% Ratio Match
R5, R6	237ΚΩ	±1%
RG1	200ΚΩ	±0.25%
RG2	263.3ΚΩ	±0.25%
RSF	110ΚΩ	±0.25%
RP1, RP2	24Ω	±5%
RF1, RF2	49.7Ω	± 0.05% Ratio Match ± 0.1% Absolute
RCM1, RCM2	150ΚΩ	±1%

Symbol	Value	Tolerance	
RIN1, RIN2	4.42ΚΩ	±1%	
Q1, Q3	Amperex	BSR41 Or Equivalent	
Q2, Q4	Amperex	BSR31 Or Equivalent	
DB1	Diode Bridge FD10290-BD		
CVBF, CTPF CHIT, CLF	0.22 μF	± 10%	
CZIN	0.01 μF	±1%	
C1	0.47 μF	±5%	
C2	0.22 μF	±5%	
CRCV	0.0082 μF	±5%	



#### **Ordering Information**



5



# G24010

# **Microcircuits**

### Subscriber Line Interface Circuit (SLIC) — Control IC


#### Features

- Double-Poly CMOS Monolithic technology
- Meets both North American and LSSGR Central Office Transmission and Signaling Standards
- Provides SLIC control and BORSHT functions
- Performs 2 to 4 wire hybrid conversion with 9:2, loaded and non-loaded networks
- Logic Control Interface for off-chip microcomputer control function
- Interfaces with G24002 SLIC Interface IC and PCM Codec/Filter
- Ring-Trip Detection
- Ground Start Detection
- DC Loop Control
- Loop Sense Detection
- Available in 44-pin PLCC or 40-pin DIP package

#### General Description

GTE Microcircuits' G24010 SLIC Control IC is a Double-Poly CMOS Monolithic LSI integrated circuit designed to provide a three-way interface between GTE's G24002 SLIC Interface IC, a PCM Codec/Filter, and external microcomputer control. The G24010 Control IC is designed to function in combination with the GTE G24002 Interface IC. This two-chip set, in combination with a PCM Codec/Filter, results in a highly versatile solid-state SLIC-based Line Card which is ideally suited for Central Office Switch or PABX applications. The combined two-chip set provides BORSHT functions which include:

- Floating-polarity battery feed with controlled loop current
- Overvoltage protection (external)
- Ringing
- Supervision/signaling
- 2 to 4 wire hybrid conversion
- System testing
- Microcomputer control logic interface
   Hybrid software selectable networks (1-of-3)



### **ADVANCE INFORMATION**

This is advanced information and specifications are subject to change without notice.

The G24010 Control IC provides all necessary control outputs for driving Ringing and Testing relays, as well as user-defined relay options. Standard Ring-Trip, Loop Sense and Ground Start Detection circuit functions are provided, in addition to a DC Loopback Control circuit which feeds the G24002 Interface IC to guarantee correct Tip and Ring voltages. A Line Card failure LED output is also provided, along with a special circuit for preventing false Loop Sense detection. In addition to the above SLIC functions, a Digital Logic Control Interface is available for external control of the various G24010 internal functions, including: Cut-Over functions, Tip Ground, Testing, Ringing, and Ring-Trip Disable. SLIC operational status may also be read via the Logic Control Interface. This parallel I/O bus may be interfaced to a system microcomputer or other logic control device.

#### Absolute Maximum Ratings (Note 1)

Ratings	Symbol	Value		
Supply Voltage	VDD - VSS	+ 14V		
Input/Output Voltage	Vdc	Vss -0.3, VDD +0.3		
Output Current	lout	± 50 mA		
Operating Temperature	TA	- 40°C to +85°C		
Storage Temperature	Ts	-65°C to +150°C		

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

Notes:

1. Exceeding these ratings may cause permanent damage, functional operation under these conditions is not implied.

#### **Operating Characteristics:** $V_{DD} = +5V \pm 5\%$ , $V_{SS} = -5V \pm 5\%$ , SVB = -3.3V, $T_A = 0^{\circ}C$ to $+70^{\circ}C$

Parameter	Symbol	Min	Max	Units mA	
VDD Supply Current (SVB = -3.3V, CLK = 1.544 MHz)	IDD	_	5.0		
Vss Supply Current	Iss	-	- 5.0	mA	
.ogic Interface					
Input Load Current (VIN = 0 to VDD, All Logic Inputs)	ILC	- 10	+ 10	μA	
Input Low Voltage RTDI, A, B, C, D, WS, NRPL, CEN, CLK, NDATA (As Input)	VIL	0	+ 0.8	v	
Input High Voltage RTDI, A, B, C, D, WS, NRPL, CEN, CLK, NDATA (As Input)	Viн	2.4	VDD	v	
Input Low Voltage NETSEL, GSTSEL	VIL1	0	+0.3	v	
Input High Voltage NETSEL, GSTSEL	VIH1	VDD-0.3		v	
Output Low Voltage (IoL = +0.5 mA) NDATA (Output)	Vol	_	+0.4	v	
Output High Voltage (IoH = -0.3 mA) NDATA (Output)	Voн	+ 2.7		v	
Output Low Voltage (IoL = +0.1 mA) TG, TST, RR, LED	VOL1	_	+0.1	v	
Output High Voltage (IoH = -2.5 mA) TG, TST, RR, LED	VOH1	+ 0.85		v	
Output Low Voltage (IoL = +0.25 mA) CO	VOL2		- 0.85	v	
Output High Voltage (Iон = -0.1 mA) CO	VOH2	-0.1		v	
Output Low Voltage (IoL = +0.2 mA) RTDO	VOL3	_	+0.4	v	
Output High Voltage (IoH = -20 μA) RTDO	Vонз	+2.7		v	


GTE

#### **Ring-Trip Differential Gain Setting Amplifier**

Ring-Trip Differential Gain Setting Amplifier	r,	1		r
Input Leakage Current (VIN = Vss to Vbb) A1N, A1P, XMTB, CGS, CRA, SVB, XMTA, RCV	lai	- 100	+ 100	nA
Input Resistance	RAI	10		Mohms
Input Offset Voltage	Vos	- 10	+ 10	mV
Power Supply Rejection A1OUT	PSRR	50		dB
Common Mode Rejection (Vin = $-4.0V$ to $+4.0V$ ) A1(-), A1(+)	CMRR	60	_	dB
Common Mode Range A1(-), A1(+)	Vсм	- 4.0	+ 4.0	v
DC Open Loop Gain	AVOL	65	_	dB
Output Voltage Swing (RL = 10Kohm) A1OUT	VOA1	± 3.2	_	v
Load Capacitance A1OUT	COA1	_	50	pF
Load Resistance A1OUT	ROA1	_	10	Kohms
Ring-Trip Detector				
Ring-Trip Sensing DC Voltage (DC Differential Voltage Sensed at OP Amp A1 Output)	VRTDC	- 38.5	- 33.5	mV
Ground Start Detector				
Ground Start Sense Voltage at CGs	Vgs	- 1.4	- 1.3	
.oop Sense Detector				
Loop Sense Voltage at DLC Output (VDD = +5V, Vss = -5V, SVB = -3.3V)	VLS	+ 0.7	+ 0.8	v
Spike Protection at Loop Sense Circuit	Тніт	-	12	mS
DLC				
DC Loop Control Transfer Function (Inputs at XMTB, Outputs DLC to High Voltage SLIC) VXMTB = $-1.6V$ VXMTB = $-1.0V$ VXMTB = $-0.4V$ VXMTB = $-0.4V$ VXMTB = $-0.2V$ VXMTB = $-0.1V$	VDLC	3.07 2.095 1.115 0.05 - 1.15	3.235 2.26 1.28 0.5 0.6	
Fransmission Characteristics				
Transmit Gain at 1.02 KHz (Input –0.316 Vnms at XMTA) XMT	Gхмт	8.003	8.135	dB
Transmit Freq. Response Relative to Gain at 1KHz (Input -0.316 VRMs at XMTA)	GRXMT	- 0.066	+ 0.066	dB
4-Wire Return Loss: Loaded, Non-Loaded, 900 ohm/2.16 μF (When used with G24002) 200 Hz to 500 Hz 500 Hz to 2500 Hz 2500 Hz to 3400 Hz	R∟₄w	20 25 20		dB dB dB
loise				
Total C-Message Noise at XMT Output (0 dBm0 = 1.2276 VRMs at XMT)	Исхмт	_	4	DBRNCC
				1

G24010

#### **Timing Diagrams (Logic Control Interface)**



#### **Functional Description**

The G24010 Control IC is designed to provide a three-way interface between GTE's G24002 Interface IC, a PCM Codec/Filter, and external microcomputer control. The Control IC is designed to be used in combination with the G24002 Interface IC. This two-chip set, when combined with a PCM Codec/Filter, results in a highly versatile solid-state SLIC-based Line Card which is ideally suited for Central Office Switch or PABX applications. The SLIC-based Line Card provides interfacing between the 2-wire (high-voltage) subscriber loop twisted pair and the 4-wire (low-voltage) central office switch.

The SLIC Control IC provides all necessary control outputs for driving Ringing, Testing and other user-defined relay options. Standard Ring-Trip, Loop Sense and Ground Start Detection circuit functions are provided, in addition to a DC Loopback Control circuit which feeds the Interface IC to guarantee correct Tip and Ring voltages. A Line Card failure LED output is provided, along with a special circuit to prevent false Loop Sense detection.

Also included is a Digital Logic Control Interface for external control of the various G24010 internal functions, including; Cut-Over (CO) functions, Tip Ground (TG), Testing (TST), Ringing (RR), and Ring-Trip Disable (RTDI and RTDO). This parallel I/O bus may be interfaced to a system microcomputer or other logic control device. The following is a description of the various Control IC functions:

#### Logic Control Interface

The Logic Control Interface provides parallel bus interfacing to an external microcomputer or other control circuit, thus allowing external control of SLIC Control IC functions. SLIC control states are defined by the external control system. This is accomplished by using the 4-bit address (A, B, C and D) and bidirectional Data Line (NDATA), in combination with Chip Enable (CEN) and a Write Strobe (WS). SLIC control state Status is read using the same address and data line, along with Chip Enable (CEN) and Read Data Enable (NRPL). Refer to the previous Read and Write Timing Diagrams.

The control signals CO, TG, TST and RR are used to drive relays which provide Cut-Over, Tip Ground, Testing and Ringing functions. The LED output is used to drive an external system LED circuit, and serves to indicate a failed SLIC Line Card. The RTDI and RTDO signals provide external Ring-Trip Disable Input/Output functions. The Network Select (NETSEL) in conjunction with NDATA controls the selection of Loaded, Non-Loaded or 9:2 networks. This provides maximum 2 to 4wire return loss in each case.

Table 1 provides an address map for the various Control IC functions, while Table 2 describes network selection (1-of-3) for 2-wire to 4-wire conversion.

Table 1. Functional Addressing Map							
STATE	D	С	В	A	SELECTED FUNCTION		
0	0	0	0	0	LS/GST (Read Only)		
1	0	0	0	1	Not Used		
2	0	0	1	0	Not Used		
3	0	0	1	1	Not Used		
4	0	1	0	0	Not Used		
5	0	1	0	1	Not Used		
6	0	1	1	0	Not Used		
7	0	1	1	1	LED Indication		
8	1	0	0	0	RR (Ring Relay)		
9	1	0	0	1	RTDO (Ring-Trip Disable)		
10	1	0	1	0	Not Used		
11	1	0	1	1	CO (Cut-Over Relay)		
12	1	1	0	0	TG (Tip Ground Relay)		
13	1	1	0	1	NET (Network Selected)		
14	1	1	1	0	Not Used		
15	1	1	1	1	TST (Line Test Relay)		

#### Notes:

- 1. At address 0 (state 0) "AND" GSTSEL is a logic 0, the external system reads the Control IC's Loop Sense (LS). When GSTSEL is a logic 1, address 0 reads Ground Start detection. All remaining functions operate in both read and write modes.
- 2. NDATA is a bidirectional data line, over which data can be read from or written to the SLIC Control IC.

NETSEL	NDATA	NETWORK SELECTED		
0	0	Loaded		
0	1	Non-Loaded		
1	0	900:2		
1	1	900:2		

Table 2. Network Selection

#### **DC Loop Control (DLC)**

Since the subscriber loop resistance may vary from 400 ohms (telephone set resistance) for short lines, to as much as 2000 ohms for long lines, a DC Loop Control circuit is needed to control loop current (power dissipation) for short loop lengths. This circuit performs that function by generating a DLC transfer function using the scaled-down Transmit Output (XMTB) and scaled-down Battery Output (SVB) signals from the G24002 Interface IC. The resulting DLC output is used to drive the Phase Splitter Amplifier within the Interface IC. The transfer function, operating in a feedback loop with the interface IC, controls the loop current and follows a predetermined, smoothly decreasing curve for increasing loop resistance up to 2000 ohms. For long lines which may have a resistance greater than 2000 ohms, the transfer curve slope changes to allow sufficient overhead working voltage for the Tip and Ring Drive Amplifiers (current drivers) within the Interface IC.

#### Loop Sense Comparator

The Loop Sense Comparator is used to sense the condition of the subscriber loop, that is, loop closure due to an off-hook

condition or rotary dial pulses. Since the DLC output is proportional to loop current, as described above, a Loop Sense (LS) output can be generated and compared against a 750 mV reference voltage. The LS output can then be communicated to the external system by way of the Logic Control Interface. Note that the LS output is "hit" protected by using symmetrical integration, consisting of an external RC circuit. "Hit" protection is defined as the blocking of detected pulses from the Loop Sense Comparator that are less than 10 mS in width.

#### Ground Start Comparator

This circuit detects a Ground Start condition, which in turn. generates the Ground Start (GST) signal. The GST signal is transferred to the external system by way of the Logic Control Interface. In practice, certain line circuits have Ground Start enabled for hotel/motel line service.

#### **Ring-Trip Circuit**

The Ring-Trip circuit is used to control ringing, as well as to remove ringing when the subscriber goes off-hook during a ringing period. When a command to ring a subscriber is received from the Logic Control Interface, the Ring-Trip circuit generates a Ring Relay (RR) signal which is current amplified to drive the Ringing Relay. This signal applies AC ringing voltage (in series with the DC battery voltage) to the subscriber loop through an external resistor. The voltage drop across the external resistor is sensed by the Ring-Trip circuit and applied to a two-pole filter circuit which filters out the AC component. When the subscriber is on-hook, the ringing current contains only AC components. When the subscriber goes off-hook, a DC voltage drop is sensed across the external resistor and compared against a - 36 mV reference voltage. If the voltage drop is lower than the reference voltage, Ring-Trip is sensed and the Ring-Trip (RT) signal is generated. This signal resets the Ring Relay latch, thus stopping the ring function. The RT output is also sensed by the external system to detect the Ring-Trip.

#### Switched-Capacitor Filter Function

This function serves to reshape the RCV signal such that it is equal in amplitude but 180 degrees out of phase with the fed back signal received from the G24002 Interface IC. The filter adjusts the RCV signal to account for one of three different loads presented to Tip and Ring and the effects of the G24002 and external components. The resultant output is - RCV'. As discussed later, - RCV' will be added to XMTA to form XMT. This serves to substantially reduce echo in the system.

#### Summing Amplifier

XMTA input signal contains two components: the transmitted signal from the subscriber connected to Tip-Ring at G24002 and a feedback signal (RCV') resulting from the other subscriber (RCV) through the G24002 and back. The output of the switched-capacitor Filter above is -RCV'. Thus by adding XMTA to -RCV', the result is XMT signal which contains only the intended transmitted signal.

Simply put, the switched capacitor filter together with the summing amplifier isolate the RCV and XMT signals on the 4-wire side (4-wire return loss).

#### VREF

This circuit generates 750 mV and - 36 mV reference voltages for use by the Loop Sense Comparator, DC Loop Control and Ring-Trip circuits. A fusible link technique is used to achieve the - 36 mV precision reference, while the 750 mV reference is derived directly from the -5 volt source.

#### **Pin Function Table**


57 ( 2

Pin	Description	
A1(-)	Inverting Input to A1 Ring-Trip Op Amp	
A1(+)	Non-Inverting Input to A1 Ring-Trip Op Amp	
A1OUT	OUT A1 Ring-Trip Op Amp Output	
A, B, C, D	Address Input Lines for Logic Control	
CEN	Circuit (Chip) Enable for Logic Control	
CGS	Ground Start Comparator Input (-)	
CHIT	"Loop Sense Hit" (External Capacitor)	
CLF	DLC Loop Filter (External Capacitor)	
CLK	CLK 1.544 MHz Input	
со	CO Cutoff Relay Output	
CRA	Ring-Trip Circuit (External Capacitor A)	
CRB	Ring-Trip Circuit (External Capacitor B)	
DLC	DLC Output to G24002	
GSTSEL	Ground Start Select	
LED	LED Driver Output	
NDATA	Bidirectional Data Line for Logic Control (Active Low)	
NETSEL	Network Select Input	

Pin	Description	
NRPL	Read Data Enable (Active Low)	
RCV	Receive Input from PCM Codec/Filter	
RR	Ring Relay (RR) Output	
RTDI	Ring-Trip Disable Input	
RTDO	Ring-Trip Disable Output	
SVB	Battery Input from G24002, Divided Down	
TG	Tip-Ground (TG) Relay Driver Output	
TST	Line Test Relay Output	
VSF	Vss Noise Filter Pin (External Capacitor)	
VTH-RT	Test Output Pin	
ws	Write Strobe for Logic Control	
ХМТ	Transmit Output to PCM Codec/Filter	
XMTA	"Main" Input from G24002 Interface IC	
XMTB	Input Signal from G24002, Divided Down	
Vdd	Positive Supply Voltage	
Vss	Negative Supply Voltage	
GND	Ground	

#### **Pin Configuration**

CLK	1		40	Ь	RTD0
LED	2		39		CO
TG	3		38		RCV
RR	4		37		XMT
TST	5		36		NC
NRPL	6		35		XMTA
CEN	7		34		GND
WS	8		33		Vss
D	9		32		CHIT
С	10	G24010	31		SVB
В	11		30		CGS
A	12		29		XMTB
RTDI	13		28		CLF
NETSEL	14		27		DLC
NDATA	15		26		CRB
NC	16		25		CRA
NC	17		24		A1OUT
GSTSEL	18		23		A1(-)
Voo	19		22		A1(+)
VSF	20		21		VTH-RT



#### Applications

Figures 1 and 2 represent a typical application where the G24010 Control IC is used in conjunction with the G24002 Interface IC to form a Subscriber Loop Interface Circuit (SLIC). The addition of a PCM Codec/Filter to this circuit would result in a highly efficient Line Card for use at a Central Office or PABX station.

A description of the various external components is as follows:

#### Q1 through Q4

Since the G24002 Interface IC is a high voltage, low current device, four external emitter followers are required to drive the Tip and Ring terminals. For a 2000 ohm loop resistance, each transistor dissipates approximately 130 mW; for a loop resistance of 500 ohms, each transistor dissipates approximately 600 mW.

#### RF1 and RF2

These two resistors are used in conjunction with the Tip and Ring Drive Amplifiers. These resistors, in combination with internal matched resistor pairs, serve to configure the Drive Amplifiers into transconductance amplifiers with a transconductance of 4 mA/V.

#### RP1, RP2 and DB

RP1 and RP2, along with the Diode Bridge (DB), provide lightning protection.

#### RCM1 and RCM2

These two resistors serve to combine the Tip and Ring voltages, thus providing a common mode signal to an internal Common Mode Amplifier.

#### **RIN1 and RIN2**

These resistors, in combination with internal resistors, form the internal XMT Differential Amplifier.

#### RG1, RG2 and RSF

These are gain-setting resistors for the RCV signal, as received from the PCM Codec/Filter and XMTA signal.

#### CZIN

CZIN, along with RG1, provides a feedback path for the signal which appears across Tip and Ring. The purpose of this feedback is to synthesize ZIN "impedance locking" across Tip and Ring (approximately 900:2.16  $\mu$ F).

#### **CTPF and CVBF**

CVBF filters out any power supply noise. CTPF filters out the AC signal components prior to the Tip Party Mark detector circuit within the G24002 Interface IC.

#### R1 through R4

These four resistors are used to scale down the Ring-Trip sensed signal such that it can be processed by CMOS circuits.

#### R5, R6 and C1, C2

These four components, in combination with an internal Op Amp, form a two-pole, low-pass filter to extract the DC component from the AC ringing voltage.

#### CHIT

This external capacitor, in conjunction with an internal resistor, forms a symmetrical integrator circuit. The purpose is to provide "Hit" protection for the output of the Loop Sense Comparator, i.e., blocking pulses that are less than 10 mS in width.


#### CLF

This external capacitor serves as a loop-filter for the DC loop control circuit.

#### **External Component List**

Symbol	Value	Tolerance
R1, R2	5ΜΩ	±0.25% Ratio Match
R3, R4	81.14KΩ	±0.25% Ratio Match
R5, R6	237ΚΩ	±1%
RG1	200ΚΩ	±0.25%
RG2	263.3KΩ	±0.25%
RSF	110ΚΩ	±0.25%
RP1, RP2	24Ω	±5%
RF1, RF2	49.7Ω	±0.05% Ratio Match ±0.1% Absolute
RCM1, RCM2	150ΚΩ	±1%
RIN1, RIN2	4.42ΚΩ	±1%
Q1, Q3	Amperex	BSR41 Or Equivalent
Q2, Q4	Amperex	BSR31 Or Equivalent
DB1	Diode Bridge Fl	D10290-BD
CVBF, CTPF CHIT, CLF	0.22 μF	±10%
CZIN	0.01 μF	±1%
C1	0.47 μF	±5%
C2	0.22 μF	± 5%
CRCV	0.0082 μF	± 5%

5









Figure 2. Typical SLIC Application

#### **Ordering Information**



None- 0°C to +70°C, ± 5% P.S. Tol. I- -40°C to +85°C, ± 5% P.S. Tol.

[ 6]



# G24020

## **Microcircuits**

### **CMOS Subscriber Line Compensation Network**


#### Features

- Two-wire to four-wire converter
- 300  $\Omega$  power drivers for transformer and line drive
- 10K Ω transmit output driver
- Lightning protection circuitry
- Anti-alias and post-filters
- Low power consumption:
   20 mW typical without power amps
   30 mW typical with power amps
- Available in 14-pin DIP package

#### **General Description**

GTE Microcircuits' G24020 Subscriber Line Compensation Network is intended for use in telephone circuits. The G24020 serves as an interface between the line transformer and the codec/filter within a line card, and performs the tasks of a balanced hybrid. The primary purpose of the G24020 is to perform two-wire to four-wire conversion and provide lightning protection on the line coupling through the transformer.

To overcome the effects of variations in line impedances for different subscriber loops, the G24020 defines a statistical average loop, identifying two different line conditions, i.e., the loaded and the non-loaded conditions. In addition, isolation between the receive and transmit ports is provided for both the loaded and non-loaded conditions, with transformer bias current varying within the range of 20 mA and 85 mA. Switched capacitor filters are used for balancing the hybrid. The G24020 is manufactured using GTE's CMOS process technology for increased noise immunity, higher reliability and reduced power consumption.



### **ADVANCE INFORMATION**

This is advanced information and specifications are subject to change without notice.





### G24352 G24353 G24354 G24357


### **CMOS Monolithic Serial Interface PCM Codec/Filter Family**

#### Features

- Four complete Codec/filtering systems:
  - G24352  $\mu$ -law with signaling (18-pin version)
  - G24353  $\mu$ -law with signaling (20-pin version)
  - G24354  $\mu$ -law without signaling (16-pin version)
  - G24357 A-law (16-pin version)
- Low power CMOS design: 60 mW operating (typ), 3 mW standby (typ)
- High-pass and low-pass transmit filtering
- Receive Sin x/x correction
- Resistor programmable gain for transmit section
- Synchronous or asynchronous transmit and receive
- operation
- Serial I/O interface
- Active RC anti-aliasing and post filters
- Precision internal voltage reference and auto-zero circuits
- Automatic power-down by removing frame Sync's and/or single-pin power-down
- Electrostatic discharge and improved latch-up protection on all inputs
- TTL or CMOS compatible logic
- ± 5V power input

#### **General Description**

GTE Microcircuits' family of µ-law and A-law Codec/filter circuits feature precision A/D and D/A signal conversion in combination with a serial PCM digital interface. Each device performs voice digitizing and recovery, as well as band limiting and signal restoration as required for companded PCM systems. Within each device, the encode section features an input gain adjust amplifier, active high-frequency RC filter, offset compensation circuitry and a switched-capacitor band-pass filter for rejecting frequencies outside a 200 to 3400 Hz band. Filtered signals are sampled and encoded into the companded µ-law or A-law format. The decode section features an expanding decoder for reconstructing the  $\mu$ -law or A-law encoded signal, a low-pass filter including Sin x/x response corrections, and a low impedance power amplifier output stage. All devices within the GTE Codec/Filter family meet or exceed AT&T D3/ D4 and CCITT specifications, and are manufactured using GTE's state-of-the-art CMOS process technology for increased noise immunity, higher reliability and reduced power consumption.



### **ADVANCE INFORMATION**

This is advanced information. Specifications are subject to change without notice.

3-29

[ 5]

3-30



# G24800

# **Microcircuits**

### CMOS Mini-Packet Receiver/Transmitter (MPRT)


#### Features

- Advanced CMOS design for low power consumption and increased noise immunity
- Voice/Data Mini-Packet (MP) protocol
- 10 or 12 bytes per Mini-Packet information field
- 4-bit Sync character per Mini-Packet frame
- 8-bit CRC character per Mini-Packet frame
- Bipolar AMI Return-to-Zero (RZ) transmit/receive format
- Digital Voice/Data communication
- Transparent (Voice) and Non-Transparent (Data) 8-bit microprocessor interfaces
- Digital subscriber loop interface (single twisted pair)
- Ping Pong half-duplex or full-duplex mode
- Program selectable baud rates (4, 16, 64, or 256 kb/s)
- Program selectable Master/Slave modes
- Automatic Bipolar Six-Zero Substitution (B6ZS) codingito prevent "line sag"
- Single + 5 volt power supply
- Available in 40-pin DIP or 44-pin PLCC package

#### **General Description**

GTE Microcircuits' G24800 Mini-Packet Receiver/Transmitter (MPRT) is a single digital voice/data telecommunications chip designed to provide information management and control between one or two 8-bit microprocessors (Transparent Voice and Non-Transparent Data) and a 2-wire subscriber loop interface. The G24800 MPRT offers significant advantages in digital subscriber voice/data telephone operations, as well as remote data acquisition and control systems. Other advantages include GTE's silicon gate CMOS manufacturing process technology . . . providing reliable, low-power operation in a singlechip LSI configuration. The MPRT offers compatibility with existing, as well as future telephone switching hardware and software applications.

The MPRT information transmit and receive format is based on Mini-Packet protocol, with each Mini-Packet consisting of a 4-bit Sync character, 10 or 12 bytes of voice or data information, and an 8-bit CRC character. The Mini-Packet concept not only offers excellent data integrity, but also allows transmission of both voice and data packet information over a single digital subscriber loop. Bidirectional communication over a single alternation of transmit/receive frames. Full-duplex capability requires two twisted pair lines. Program selectable baud rates, Master/Slave modes, and a versatile voice/data microprocessor interface allows the MPRT to be configured for a wide range of communication systems applications.



#### Absolute Maximum Ratings (Note 1)

Ratings	Symbol	Value
Supply Voltage	VDD	-0.3V to +7.0V
Input Voltage (All Inputs)	Vin	-0.3V to VDD + 0.3V
DC Current per Pin	lin	- 10 mA to + 10 mA
Operating Temperature	TA	0°C to +70°C
Storage Temperature	Ts	-65°C to +150°C
Junction Temperature	TJ	+ 150°C

This device contains input protection against damage due to static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

#### Notes:

1. Exceeding these ratings may cause permanent damage. Functional operation under these conditions is not implied.

#### **DC Characteristics:** $V_{DD} = 5.0V \pm 5\%$ , $V_{SS} = 0V$ , $T_A = 0^{\circ}C$ to $+70^{\circ}C$

Parameter	Symbol	Min	Max	Units
Supply Voltage	VDD	4.75	5.25	v
Supply Current (Vob = $5.25V$ , OSC(IN) = $4.096$ MHz, Bit 5 of NT Command Reg. High)	ldd	_	10	mA
Input Low Voltage (Vop = 4.75V) All inputs except OSC(IN) OSC(IN)	ViL	Vss Vss	0.8 0.15Vpd	v v
Input High Voltage (VDD = 5.25V) All inputs except OSC(IN) OSC(IN)	Ин	2.0 0.7Vdd	VDD VDD	vv
Input Leakage Current, Low (VDD = 5.25V, VIN = 0V)	lı.	—	- 10	μΑ
Input Leakage Current, High (VDD = 5.25V, VIN = 5.25V)	lн		10	μA
Output Low Voltage (Isink = 2.5 mA) NTD0-NTD7, TD0-TD7	Vol	Vss	0.4	v
Output Low Voltage (Isικκ = 800 μA) All Outputs Except NTD0–NTD7 & TD0–TD7	Vol	Vss	0.4	v
Output High Voltage (IsouRce = -2.5 mA) NTD0-NTD7, TD0-TD7	Vон	2.4	VDD	v
Output High Voltage (IsouRce = -400 µA) All Outputs Except NTD0-NTD7 & TD0-TD7	Voн	2.4	VDD	v

#### AC Characteristics (General): $V_{DD} = 5.0V \pm 5\%$ , $V_{SS} = 0V$ , $T_A = 0^{\circ}C$ to $+70^{\circ}C$


Parameter	Symbol	Min	Max	Unit
Clock Input (Oscillator Input)	OSC(IN)	—	4.096	MHz
Clock Input Pulse Width, Low	twcL	112	—	nS
Clock Input Pulse Width, High	twch	112	—	nS
Baud Rate Clock Input Freq.	BR CLK	_	4.096	MHz
Baud Clock Input Pulse Width, Low	twBCL	112	—	nS
Baud Clock Input Pulse Width, High	twвсн	112	_	nS
Rise Time, Fall Time (All Clocks)	tCR, tCF	_	22	nS
RESET Input	tRST	1	_	μS
Receive Input A & B Frequency	RXA,B	_	256	KHz
Transmit Output A & B Frequency	TXA,B	-	256	KHz
Receive Input A & B Pulse Width	texw	6[1/16xCLK]	20[1/16xCLK]	nS
Receive Input A & B Rise/Fall Time	tRXR, tRXF	_	300	nS
Receive Input A & B Pos. Edge Spacing	tPES	10[1/16xCLK]	25[1/16xCLK]	nS
Transmit Output A & B Pulse Width	ttxw	1/[2(TX CLK)]	1/[2(TX CLK)]	nS


Note: The 16xCLK and Transmit Clock (TX CLK) signals are internally generated from the BR CLK input. The Baud Rate select logic provides one of four clock rates for use by the internal 16xCLK function. 16xCLK is further divided by 16 to generate TX CLK. The maximum 16xCLK frequency is 4.096 MHz and the maximum TX CLK frequency is 256 KHz.

### AC Characteristics (Transparent/Non-Transparent Microprocessor Interface): $V_{DD} = 5.0V \pm 5\%$ , $V_{SS} = 0V$ ,


 $T_A = 0^{\circ}C \text{ to } + 70^{\circ}C$ 

Parameter	Symbol	Min	Max	Unit
Tφ2 & NTφ2 Clock Frequency	Τφ2, ΝΤφ2		2.048	MHz
Tφ2 & NTφ2 Pulse Width	tPW¢2	240	_	nS
Tφ2 & NTφ2 Rise, Fall Time	tR∳2, tF∳2		25	nS
Select Setup Time	tss	30	_	nS
Select Hold Time	tsн	30		nS
R/W Setup Time	trws	80		nS
R/W Hold Time	trwn	0		nS
Address Setup Time	tas	80		nS
Address Hold Time	taн	0	_	nS
Read Data Delay Time	tRDD		150	nS
Read Data Hold Time	trdh	10		nS
Write Data Setup Time	twos	60	-	nS
Write Data Hold Time	twoн	20	_	nS






#### **Microprocessor Read from MPRT Timing**



#### **Microprocessor Write to MPRT Timing**



points. 2. All other timing measurements are referenced at their DC

Specification values.


Timing Notes:

#### **Functional Description**

The G24800 Mini-Packet Receiver/Transmitter (MPRT) is a single digital voice/data telecommunications chip designed to provide information processing and management between one or two 8-bit microprocessors (Transparent Voice and Non-Transparent data) and a 2-wire subscriber loop driver/receiver interface. Figure 1 shows a typical digital telephone application with GTE's G24802 VPAD interfacing the Transparent MPRT port. Information transmit and receive formatting is based on voice/data Mini-Packet protocol. Each Mini-Packet consists of a 4-bit Sync character, 10 or 12 bytes of voice or data information, and an 8-bit CRC character as shown in Figure 2. The Mini-Packet concept allows transmission by intermixing voice or data packet frames on a single subscriber loop twisted pair. The 4-bit Sync character is used to distinguish between "fill" frames (noninformation) and valid information frames. Sync character coding is shown in Figure 3.

The Most Significant Bit (MSB) of the first byte in the Mini-Packet information field designates Transparent (voice) or Non-Transparent (data) information, while the 8-bit CRC character provides an integrity check on the entire information field. Signals are transmitted over the subscriber loop in a bipolar AMI (Alternating Mark Inversion) Return-to-Zero (RZ) format with program selectable baud rates of 4, 16, 64 or 256 kb/s. Since the three-level bipolar AMI code requires two digital signals to implement, the MPRT provides two serial inputs (RXA and RXB) and two serial outputs (TXA and TXB). In this case, consecutive "ones" on the loop are represented as alternating positive and negative pulses as defined in Figure 4.

Note that the Sync character and information field are always sent Least Significant Bit (LSB) first and the CRC character is sent Most Significant Bit (MSB) first.



SYNC	INFORMATION FIELD	CRC CHARACTER
4 BITS	10 OR 12 BYTES	8 BITS

Figure 2. Mini-Packet Frame Format





Figure 3. Sync Character Coding

Bidirectional communication over a single twisted pair is controlled by the MPRT using a Ping Pong half-duplex protocol. Ping Pong control provides for alternation of transmit and receive frames. In this way, there is always a continuous alternating flow of transmit and receive frames on the loop. That is, if voice or data information is not available for transmission. the Mini-Packet is transmitted with an "all zero" information field. This type of Mini-Packet is called a "fill" frame. Fill frames are generated by the MPRT using Bipolar Six-Zero Substitution (B6ZS) encoding. B6ZS encoding substitutes a recognizable pattern using no more than "Two Bipolar Rule Violation" for each group of six zeros in the information field. By definition, the occurrence of a Two Bipolar Rule Violation is the failure of a "mark" on the loop to alternate, which results in two adjacent positive marks or two adjacent negative marks. Normal pattern encoding always results in alternating positive and negative marks. A sample of B6ZS encoding, using Two Bipolar Rule Violation, is shown in Figure 5. Fill and valid information frames are identified by the Sync character as discussed above. In the event six contiguous zeros are detected within a valid information frame, as received from the microprocessor or other source, the Transmit Bit Processor will substitute B6ZS coding

RXA	RXB	BIPOLAR LOOP VOLTAGE
0	0	0
1	0	+ 1
0	1	- 1
1	1	UNDEFINED

#### Figure 4. AMI Return To Zero Coding





for each set of six zeros. The Receive Bit Processor will then detect the B6ZS code and substitute the original six zeros for each B6ZS code. Note that the Two Bipolar Rule Violation is also used in encoding the Sync character. This unique Sync character allows the Receive Bit Processor to distinguish Sync coding from the information field. B6ZS coding is a valid method of preventing "line sag" when six contiguous zeros are transmitted.

The primary function of the MPRT is to receive and transmit asynchronous Mini-Packets over a subscriber loop and provide the necessary data buffering and control function for transferring information to and from corresponding microprocessors or other information processing devices such as the GTE VPAD (Voice Packet Assembler/Disassembler).

#### **Microprocessor Interface**

The MPRT contains two 8-bit microprocessor-compatible Input/Output (I/O) ports, a Transparent port and a Non-Transparent port. The microprocessor interface controls the transfer of Mini-Packet information fields between the Transmit and Receive Frame Processors and the Transparent or Non-Transparent I/O Registers. There are two Transmit Storage Buffers and two Receive Storage Buffers, with each buffer capable of storing 10 or 12 bytes of information.

The Microprocessor Interface consists of the following functions:

- Control Sequencer
- Transparent I/O Register Group
- Transparent Interface Processor
- Non-Transparent I/O Register Group
- Non-Transparent Interface Processor

#### **Control Sequencer**

The Control Sequencer is responsible for the initiation and control of both Transparent Port and Non-Transparent Port read/write functions for each byte of the information field being transferred, the decoding of I/O requests, the generation of Data Register read and write signals, and maintenance of the buffer status. The I/O read and write functions are initiated in accordance with a priority system. The priority system, from highest to lowest is:

#### Priority

- 1. Transparent Receive
- 2. Transparent Transmit
- 3. Non-Transparent Receive
- 4. Non-Transparent Transmit

#### Transparent I/O Register Group

The Transparent I/O Register Group contains an 8-bit bidirectional Voice Register, Voice Bus Transceivers, Control Register, Status Register and address decode and timing logic. Information transfers between the Receive and Transmit Storage Buffers and the microprocessor occur synchronously, one byte at a time, and are controlled by a standard microprocessor read/write interface. Note that the Address "0" bit, in combination with the read/write input, determines which function is to be performed by the Register Group. Refer to Figure 6 for Transparent Microprocessor Read/Write Functions.


#### **Read/Write Functions**

TA0	TR/W	Function
0	0	Write byte into Voice Register
0	1	Read byte from Voice Register
1	0	Write Control Register
1	1	Read Status Register

#### **Transparent Register Formats**

B7	B6	B5	B4	B3	B2	B1	B0
D7	D6	D5	D4	D3	D2	D1	D0

#### Transparent Voice Register



#### Transparent Control Register

B7	B6	B5	B4	B3	B2	B).	В0
LB	VOICE RF	—	MPA	SA	-	_	TX INTEN



#### Figure 6. Transparent Microprocessor Read/Write Functions

#### Transparent Interface Processor

The Transparent Interface Processor monitors and controls all voice packet transfers. The Interface Processor has three modes of operation; Idle, Receive and Transmit. In the Receive mode, and if the MSB of the first information byte is set to a logic "1", a packet is transferred from an RX Storage Buffer to the Transparent Voice Register, one byte at a time. When in the Transmit mode, a packet is transferred from the Transparent Voice Register to a TX Storage Buffer, one byte at a time. Note that when in the Receive or Transmit mode, 10 or 12 bytes must always be transferred to or from the microprocessor before returning to the Idle state. Also note that the Transparent microprocessor is not allowed to receive and transmit simultaneously.

#### Transparent Control Register Bit Definitions

SAIE (Space Available)	A logic "1" in the SAIE bit position (B7) of the Transparent Control Register will enable Transparent Space Available Interrupts.
TB (Test Bit)	The Test Bit (TB) must always be "zero" during normal MPRT operation.

#### Transparent Status Register Bit Definitions

LB (Last Byte)	The LB bit is set to a logic "1" after the last byte of a packet is read from or written to the Transparent Voice Register, and is reset by the next sequential Read or Write of the Transparent Voice Register.
VOICE RF (Voice Register Full)	The VOICE RF bit will be a logic "1" after a byte has been written into the Transparent Voice Register. This bit can be used as a Voice Available Flag during Read operations, and as a Ready Flag during Write operations.
MPA (Mini-Packet Available)	The MPA bit will be a logic "1" whenever Space Available (SA) is not asserted and a Receive packet from the subscriber loop is stored in one of the Receive Storage Buffers. The MPA bit is reset upon reading the first byte in the Transparent Voice Registers.
SA (Space Available)	The SA bit is set to a logic "1" whenever there is an empty Transmit Storage Buffer, Space Available Interrupt Enable (SAIE) is set, and MPA is not asserted. The SA bit is reset whenever SAIE is reset, or when the first byte is written to the Transparent Voice Register. The SA bit will always indicate the state of the Transparent Space Available Interrupt output.
TX INTEN (Transmit Interrupt Enable)	The TX INTEN bit will be a logic "1" when SAIE is set, and is reset when SAIE is reset.

The Receive mode is entered into whenever an RX Storage Buffer becomes full of Transparent voice information and there is no outstanding Space Available (SA). At this time, the first information byte is written into the Transparent Voice Register, thus setting the Transparent Voice Register Full flag. The Interface Processor then outputs the MPA signal and sets the MPA flag in the Transparent Status Register. The Transparent microprocessor then reads the contents of the Transparent Voice Register. Transfer of information bytes continues until the microprocessor has read the last byte from the Transparent Voice Register. Upon reading the last byte, the Last Byte (LB) flag is set in the Transparent Status Register. In this way, the microprocessor can verify that the packet transfer is complete by checking the Last Byte flag in the Status Register.

The Transmit mode is entered into whenever there is Space Available in one of the TX Storage Buffers, there is no Mini-Packet available (MPA) in a Recive Buffer, and the Transparent Transmit Interrupt Enable (TX INTEN) is set. In the Transmit Pending State, the Transparent Space Available (TSA) signal is output to the microprocessor. When in the Transmit Pending State, should TX INTEN be reset, the Transparent Interface Processor will return to the Idle state. Also, in the Transmit Pending State, should the Transparent microprocessor write a byte into the Transparent Voice Register, the microprocessor must transfer a complete packet (10 or 12 bytes) to the MPRT. The Last Byte flag in the Transparent Status Register will be set when the last information byte has been read from the Transparent Voice Register.

#### Non-Transparent I/O Register Group


The Non-Transparent I/O Register Group is identical to the Transparent I/O Register Group except for Status and Control Register functions which are presented on the right.

#### **Read/Write Functions**

NTA0	NTR/W	Function
0	0	Write byte into Data Register
0	1	Read byte from Data Register
1	0	Write Control Register
1	1	Read Status Register

#### **Non-Transparent Register Formats**

B7	B6	B5	B4	В3	B2	B1	B0
D7	D6	D5	D4	D3	D2	D1	D0
	I	Non-Tra	nsparei	nt Data	Registe	er	
B7	B6	B5	B4	B3	B2	B1	B0
SAIE	DO	SWRST	RSA	RSB	M/S	H/F	10/12
	Non-Transparent Control Register						
<b>B</b> 7	B6	B5	B4	B3	B2	B1	B0
LB	DATA RF	RXOVE	MPA	SA	BE	то	TX INTEN



#### Figure 7. Non-Transparent Microprocessor Read/ Write Functions

#### Non-Transparent Control Register Bit Definitions

SAIE (Space Available Interrupt Enable)	A logic "1" in the SAIE bit position will enable Space Available Interrupts.
DO (Data Only)	When the DO bit is set to a logic "1", all received packets will be routed to the Transparent Interface.
SWRST (Software Reset)	When SWRST is set to a logic "0", the MPRT is reset to an initialized condition. SWRST is automatically set to a logic "0" whenever RESET is at a logic "0".
RSA (Rate Select A) and RSB (Rate Select B)	RSA and RSB select the appropriate divisor for generating the 16xCLK. The 16xCLK is equal to 16 times the serial loop data rate.
M/S (Master/Slave)	When the M/S bit is a logic "1" (Master mode), the MPRT will always begin transmitting a Mini-Packet. When the M/S bit is a logic "0" (Slave mode), and the MPRT is in the Receive mode, the MPRT will always begin by looking for a Sync character. Note that this bit has no effect during full-duplex operation.
H/F (Half/Full-Duplex)	When the H/F bit is a logic "1" (Full-Duplex), the MPRT Receiver and Transmitter operate independently. When a logic "0" (Half-Duplex), the Transmitter and Receiver alternate frames under Ping Pong control.
10/12 (Ten/Twelve)	When the 10/12 bit is a logic "1" (12 Byte mode), the MPRT transmits and receives packets containing 12 bytes of data. When a logic "0" (10 Byte mode), all packets contain 10 bytes of data.

#### Non-Transparent Status Register Bit Definitions

LB (Last Byte)	The LB bit is set to a logic "1" after the last byte of a Mini-Packet is read from or written to the Non-Transparent Data Register, and is reset by the next sequential Read or Write of the Non-Transparent Data Register.
DATA RF (Data Register Full)	The DATA RF bit will be a logic "1" after a byte has been written into the Transparent Data Register. This bit can serve as Data Available Flag during Read operations, and as a Ready Flag during Write operations.
RXOVE (Receive Overrun Error)	The Overrun Error bit will be set to a logic "1" whenever the MPRT receives a Mini- Packet and both Receive Storage Buffers are full. Note that this bit is reset upon reading the Non-Transparent Status Register.
MPA (Mini-Packet Available)	The MPA bit will be set to a logic "1" whenever Space Available (SA) has not been asserted and a Receive packet from the subscriber loop is stored in one of the Receive Storage Buffers. The MPA bit is reset upon reading the first data byte in the Non- Transparent Data Register.
SA (Space Available)	The SA bit is set to a logic "1" whenever there is an empty Transmit Storage Buffer, Space Available Interrupt Enable (SAIE) is set, and MPA is not asserted. The SA bit is reset whenever SAIE is reset, or when the first byte is written into the Non-Transparent Data Register. Note that the Status Register SA bit indicates the state of the Non- Transparent Space Available (NTSA) output.
BE (Bit Error)	The BE bit is set to a logic "1" whenever a CRC error occurs, or when an illegal input pulse is detected. BE is reset by a Non-Transparent Status Register read.
TO (Timeout)	The TO bit is set to a logic "1" when a Mini-Packet Sync character has not been detected within 40 bit times of the loop data rate. The TO bit is reset by a Non-Transparent Status Register read.
TX INTEN (Transmit Interrupt Enable)	The TX INTEN bit will be a logic "1" when SAIE is set, and is reset when SAIE is reset.

#### Non-Transparent Interface Processor

The Non-Transparent Interface Processor performs identical functions as described for the Transparent Interface Processor.

#### **Ping Pong Controller**

The Ping Pong Controller contains a state machine which controls the alternation of subscriber loop receive and transmit Mini-Packet frames. The controller can operate in either the Master or Slave mode. The state machine is responsible for generating the Receive/Transmit ( $\overline{RX}/TX$ ) output signal. The  $\overline{RX}/TX$  signal will indicate the Receive function when the state machine has initiated a Receive funi-Packet, and the  $\overline{RX}/TX$  signal will indicate the Transmit function when the state machine has initiated a Transmit function when the state machine has initiated a Transmit function when the MPRT is configured for the Master mode, the Ping Pong Controller

will always start by transmitting a Mini-Packet. After the Mini-Packet has been transmitted, the Ping Pong function will alternate to receive a Mini-Packet, reset a Timeout Counter, enter into a "Sync Hunt" state and wait for the Sync character. If a Sync character has not been received within 40 bit times, the Timeout Counter will roll over, set the Timeout (TO) bit in the Non-Transparent Status Register, and the Ping Pong Controller will alternate to the Mini-Packet transmit state. When the MPRT is configured for the Slave mode, the Ping Pong Controller will initiate to receive a Mini-Packet, reset a Timeout Counter, enter into a "Sync Hunt" state and wait for the Sync character. If a Sync character has not been received within 40 bit times, the Timeout Counter will roll over, set the TO bit in the Non-Transparent Status Register and remain in the Sync Hunt state until a Sync character has been received. Each time the Timeout Counter rolls over, the Sync Error Counter will be incremented. If 128 timeouts occur before a Sync character is finally received, Sync Error is set and ERROR output is signaled. Synchronization can be recovered by having the microprocessor place the MPRT in a known state, i.e., software Reset. Note that Ping Pong timing is asynchronous with the microprocessor interface. In the full-duplex mode, the Ping Pong Controller is not active and both Receive and Transmit Frame Processors operate continuously.

#### **Clock Generator**

The MPRT Clock Generator contains the necessary dividing counters for establishing software-selected baud rates. The Baud Rate Clock input (BR CLK(IN)) will normally be 4.096 MHz, which is divided down to provide an internal 16xCLK. The 16xCLK is further divided by 16 to generate the internal TX CLK. The subscriber loop baud rate is selected by RSA and RSB. Figure 8 shows the four possible Baud Rates.

Baud Rate Select		Serial Loop		
RSA	RSB	Data Rate	16xCLK	
0	0	256 kb/s	4.096 MHz	
0	1	64 kb/s	1.024 MHz	
1	0	16 kb/s	256 KHz	
1	1	4 kb/s	64 KHz	

#### Figure 8. Baud Rate Selection

#### **Receive Bit Processor**

The Receive Bit Processor receives serial Mini-Packet input from the subscriber loop. Its function is to extract the internal Receiver Clock, detect the Sync character, detect wide pulses, decode the Six-Zero Substitution (B6ZS) code, and generate NRZ data from the received RXA and RXB inputs. Since two signal inputs are required to represent B6ZS data, the serial line inputs RXA and RXB must be processed separately until the B6ZS information is decoded and the appropriate six logic zeros are returned to the information field. This Sync character decode determines whether the Mini-Packet contains valid information or "fill" information, since Mini-Packet protocol requires that there be continuous alternation of transmit and receive Mini-Packet frames as determined by the Ping Pong Controller.

#### **Receive Frame Processor**

The Receive Frame Processor converts NRZ serial data from the Receive Bit Processor into parallel data bytes, checks the CRC character, and stores the Mini-Packets into the Receive Storage Buffers. Upon receiving a valid Sync detect signal from the Receive Bit Processor, the subsequent serial NRZ data is received and the information field is stored in an available Receive Storage Buffer. Note that if the storage buffers are full and a new Mini-Packet is being received, data for that Mini-Packet is ignored and cannot be recovered. In this event, the Receive Overrun Error (RXOVE) is set in the Non-Transparent Status Register and an ERROR is asserted. When the entire Mini-Packet information field has been written into the RX Storage Buffer and the CRC character has been checked, an internal Buffer Full flag is set. The Receive Frame Processor thus provides Mini-Packet frame timing functions and buffer management to the Transparent or Non-Transparent Interface Processor.

#### **Transmit Bit Processor**

The Transmit Bit Processor contains Zero Detect logic and associated circuits for generating the Mini-Packet Return-to-Zero (RZ) transmit format. Following the internal Start Transmit

signal from the Ping Pong Controller, the TX Storage Buffer is unloaded in parallel bytes and serially shifted through an internal shift register to outputs TXA and TXB. The CRC character is generated by the Transmit Frame Processor from the serially shifted Transmit Buffer information field data. The SYNC character is generated and inserted first into the Mini-Packet, followed by the information field, with the CRC character being inserted following the last byte of the information field. During the data shift, if the Zero Detect logic detects six consecutive zeros, Six-Zero Substitution (B6ZS) is inserted into the data stream.

#### **Transmit Frame Processor**

The Transmit Frame Processor consists primarily of two TX Storage Buffers, a CRC character generator and parallel-toserial data conversion logic. Once a Start Transmit signal is received from the Ping Pong Controller, and provided there is a Mini-Packet available to transmit, a parallel-to-serial register is loaded from one of the TX Storage Buffers. The CRC character is generated as NRZ data and is shifted out to the Transmit Bit Processor. The CRC character is appended following the last serial byte of the information field. Transmit conditions and priorities are as follows:

- In the Idle state, that is, no Transparent or Non-Transparent data is available for transmission (buffers empty), "fill" data (B6ZS) is generated and transmitted as a noninformation Mini-Packet. Noninformation Mini-Packets will continue to be transmitted in response to each internal Start Transmit signal from the Ping Pong Controller, and will continue until valid Mini-Packet data is received by TX Storage Buffer.
- 2. Transparent Mini-Packets have priority and will be transmitted first over Non-Transparent packets.

#### Pin Function Table

Pin	Description			
Transparent Processor Interface				
TD0-7	Transparent Voice I/O Bus			
Τφ2	Transparent Microprocessor $\phi$ 2 Clock Input			
TSEL	Transparent Bus Select Input (Active Low)			
TA0	Transparent Address Zero Bit Input			
TR/W	Transparent Read/Write Input (Write Active Low)			
ТМРА	Transparent Mini-Packet Available Output (Active Low) A Transparent Mini-Packet is available to be read from an MPRT RX Buffer (A or B) when Buffer A or B is full and Space Available (TSA) is not asserted. TMPA is reset on the first byte read from the Transparent Voice Register.			
TSA	Transparent Space Available Output (Active Low) A TX Buffer (A or B) is available to be written into, i.e., Buffer A or B is empty and Transparent Space Available Interrupt Enable (TSAIE) is set, and TMPA is not asserted. TSA is reset when TSAIE is reset or when the first byte is written into the Transparent Voice Register.			

#### Non-Transparent Processor Interface

· · · · · · · · · · · · · · · · · · ·	
NTD0-7	Non-Transparent Data I/O Bus
ΝΤφ2	Non-Transparent Microprocessor $\phi$ 2 Clock Input
NTSEL	Non-Transparent Bus Select Input (Active Low)
NTAO	Non-Transparent Address Zero Bit Input
NTR/W	Non-Transparent Read/Write Input (Write Active Low)
NTMPA	Non-Transparent Mini-Packet Available Output (Active Low)
	A Mini-Packet is available to be read from an MPRT RX Buffer (A or B) when Buffer A or B is full and NTSA is not asserted. NTMPA is reset when the first byte is read into from the Non- Transparent Data Register.
NTSA	Non-Transparent Space Available Output (Active Low)
	Both TX Buffers are available to be written into, i.e., Buffers A and B are empty and NTSAIE is set, and NTMPA is not asserted. NTSA is reset when NTSAIE is reset or when the first byte is written into the Non-Transparent Data Register.
ERROR	MPRT Error Output (Active Low)
	An MPRT error condition exists when either a Sync Error, CRC Error or Receive Overrun Error has occurred.

#### Subscriber Loop Line Driver Interface

RXA, RXB	Receiver Serial Inputs A and B
	The MPRT receives two digital Return-to-Zero signals from the Line Driver/Receiver interface.
ΤΧΑ, ΤΧΒ	Transmit Serial Outputs A and B (TXA Active High, TXB Active Low)
	The MPRT transmits two digital Return-to-Zero signals to the Line Driver/Receiver interface.
RX/TX	Receive/Transmit Control Output (TX Active High, RX Active Low)


#### **Interface Control Functions**


OSC(IN)	Oscillator or Clock Input
OSC(OUT)	Oscillator or Clock Output
BR CLK(IN)	Baud Rate Clock Input
RESET	Reset Input (Asynchronous MPRT Direct Reset Input) (Active Low)

#### POWER

VDD	+ 5 Volt Supply Voltage
Vss	0 Volt Supply Voltage


#### **Pin Configuration**







#### **Ordering Information**







# G24802

## **Microcircuits**

### CMOS Voice Packet Assembler/Disassembler (VPAD)

#### Features


- Advanced CMOS design for low power consumption
- Interfaces with G24800 MPRT Transparent 8-bit parallel microprocessor port
- Transparent serial output to Codec interface (Mode 0) for digital telephone applications
- Transparent serial output to Line Card interface (Mode 1) for other voice transmission applications
- Assembles 10 or 12-byte Mini-Packets from serial input device for transfer to the G24800 MPRT
- Receives 10 or 12-byte Mini-Packets from the G24800 MPRT for serial output devices
- Internal 1.544 MHz crystal controlled oscillator circuit
- Single + 5 volt power supply

**Block Diagram** 

Available in 24-pin DIP or 28-pin PLCC package

#### **General Description**

GTE Microcircuits' G24802 Voice Packet Assembler/Disassembler (VPAD) provides asynchronous, bidirectional digital data transfers between the GTE G24800 MPRT transparent parallel port and a serial I/O device. The serial I/O device may consist of either a Codec for digital telephone applications (Mode 0), or a Line Card for other digital voice transmission applications (Mode 1). VPAD operation is based on 10 or 12-byte Mini-Packet protocol, providing the Mini-Packet assembly function when transmitting data to the G24800 MPRT, and Mini-Packet disassembly when transmitting data to a serial I/O device. An internal clock generator provides all information clocking, slotting and framing signal functions. The G24802 VPAD is manufactured using state-of-the-art CMOS process technology for increased noise immunity, higher reliability and greatly reduced power consumption.



### **ADVANCE INFORMATION**





# **G8870**

## **Microcircuits**

### **CMOS DTMF Integrated Receiver**

#### Features

- CMOS technology for low power consumption— 35 mW max.
- Full DTMF receiver
- Provides DTMF high and low group filtering
- Adjustable acquisition and release times
- Dial tone suppression
- Integrated bandsplit filter and digital decoder functions
- On-chip differential amplifier, clock oscillator, and latched three-state bus.
- Uses inexpensive 3.58 MHz crystal
- Central office quality and performance
- Single +5 volt power supply
- Ingle 13 volt power supply
   18-pin DIP or 20-pin PLCC package


#### Applications

- PABX
- Mobile radio
- Central office Remote control
- Key systems
   Remote data entry

#### **General Description**

The GTE G8870 provides full DTMF receiver capability by integrating both the bandsplit filter and digital decoder functions into a single 18-pin DIP or 20-pin PLCC package. The G8870 is manufactured using state-of-the-art CMOS process technology for low power consumption (35 mW max.) and precise data handling. The filter section uses a switched capacitor technique for both high and low group filters and dial tone rejection. The G8870 decoder uses digital counting techniques for the detection and decoding of all 16 DTMF tone pairs into a 4-bit code. The G8870 minimizes external component count by providing an on-chip differential input amplifier, clock generator, and a latched three-state interface bus. The on-chip clock generator requires only a low cost TV crystal as an external component.





#### Absolute Maximum Ratings: (Note 1)

Parameter	Symbol	Value		
Power Supply Voltage (VDD-VSS)	VDD	6.0V Max		
Voltage on any Pin	Vdc	Vss-0.3, VDD+0.3		
Current on any Pin	IDD	10 mA Max		
Operating Temperature	TA	-40° C to +85° C		
Storage Temperature	Ts	-65° C to +150° C		

This device contains input protection against damage due to high static voltages or electric, fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

#### Notes:

1. Exceeding these ratings may cause permanent damage, functional operation under these conditions is not implied.

#### DC Characteristics: All voltages referenced to Vss unless otherwise noted. VDD = 5.0V, Vss = 0V, TA = 25° C.

Paramete	r	Symbol	Min	Тур	Max	Units	Test Conditions
Operating Supply Volta	ge	VDD	4.75		5.25	V	
Operating Supply Curre	ent	IDD		3.0	7.0	mA	
Power Consumption		Po		15	35	mW	f = 3.579 MHz; VDD = 5.0V
Low Level Input Voltage	•	VIL			1.5	V	
High Level Input Voltage	e	Viн	3.5			V	
Input Leakage Current		liH/liL			0.1	μA	VIN = Vss or VDD (Note 11)
Pull Up (Source) Curren	t on TOE	Iso		6.5	15.0	μA	TOE = 0 V
Input Impedance, Signal	Inputs 1,2	Rin	8	10		Meg Ω	@ 1KHz
Steering Threshold Volt	age	VTst	2.2		2.5	V	
Low Level Output Voltag	ge	VOL			0.03	V	No Load
High Level Output Volta	ge	Voн	4.97			V	No Load
Output Low (Sink) Curr	ent	IOL	1.0	2.5		mA	VOUT = 0.4 V
Output High (Source) Current		Юн	0.4	0.8		mA	VOUT = 4.6 V
Output Voltage	VREF	VREF	2.4		2.7	V	No Load
Output Resistance		ROR			10	ΚΩ	

Operating Characteristics: All voltages referenced to Vss unless otherwise noted. VDD = 5.0V, Vss = 0V, TA = 25°C.

#### **Gain Setting Amplifier**

Parameter	Symbol	Min	Тур	Max	Units	Test Conditions
Input Leakage Current	lin			±100	nA	Vss < Vin < Vdd
Input Resistance	RIN	10			MΩ	
Input Offset Voltage	Vos			±25	mV	
Power Supply Rejection	PSRR	50			dB	1 KHz (Note 12)
Common Mode Rejection	CMRR	55			dB	-3.0 V < VIN < 3.0V
DC Open Loop Voltage Gain	AVOL	60			dB	
Open Loop Unity Gain Bandwidth	fc	1.2	1.5		MHz	
Output Voltage Swing	Vo	3.5			Vp-p	RL≥100KΩ to Vss
Tolerable Capacitive Load (GS)	CL			100	pF	
Tolerable Resistive Load (GS)	R∟			50	ΚΩ	ny dia mandra dia mandri da mandri da mandri da da di da
Common Mode Range	Vcm	2.5			Vp-p	No Load

### AC Characteristics: All voltages referenced to Vss unless otherwise noted. VDD = 5.0V, Vss = 0V, TA = 25°C, fCLK = 3.579545 MHz using test circuit (Fig. 1).

Paramete	r	Symbol	Min	Тур	Max	Units	Notes
Valid Input Signal Levels			-29		+1	dBm	1,2,3,4,5,8
(each tone of composite			27.5		869	mVrms	1,2,3,4,3,6
Positive Twist Accept					10	dB	2,3,4,8
Negative Twist Accept					10	dB	_,_,,,_
Freq. Deviation Accept I	_imit				1.5%±2 Hz	Nom.	2,3,5,8,10
Freq. Deviation Reject L	imit		±3.5%			Nom.	2,3,5
Third Tone Tolerance			-25	-16		dB	2,3,4,5,8,9,13,14
Noise Tolerance				-12		dB	2,3,4,5,6,8,9
Dial Tone Tolerance			+18	+22		dB	2,3,4,5,7,8,9
Tone Present Detection Time		tDP	5	8	14	mS	Refer to
Tone Absent Detection Time		tDA	0.5	3	8.5	mS	Timing Diagram
Min. Tone Duration Accept		tREC			40	mS	(User Adjustable)
Max. Tone Duration Reje	ct	tREC	20			mS	Times shown are obtained with
Min. Interdigit Pause Ad	cept	tiD			40	mS	
Max. Interdigit Pause Re	ject	tDO	20			mS	circuit in Fig. 1
Propagation Delay (St to	o Q)	tPQ		6	11	μS	
Propagation Delay (St to	StD)	tPStD		9		μS	TOE = VDD
Output Data Set Up (Q to	o StD)	tQStD	4.0			μS	
Propagation Delay	Enable.	tPTE		50	60	nS	RL = 10KΩ
(TOE to Q)	Disable	tPTD		300		nS	CL = 50pF
Crystal/Clock Frequence	у	fclk	3.5759	3.5795	3.5831	MHz	
Clock Output Capacitive (OSC2) Load		CLO			30	pF	


#### NOTES:

- 1. dBm = decibels above or below a reference power of 1 mW into a 600 ohm load.
- 2. Digit sequence consists of al 16 DTMF tones.
- 3. Tone duration = 40 mS. Tone pause = 40 mS.
- 4. Nominal DTMF frequencies are used.
- 5. Both tones in the composite signal have an equal amplitude.
- 6. Bandwidth limited (0 to 3 KHz) Gaussian Noise.
- 7. The precise dial tone frequencies are (350 Hz and 440 Hz)  $\pm 2\%.$

- 8. For an error rate of better than 1 in 10,000.
- 9. Referenced to lowest level frequency component in DTMF signal.
- 10. Minimum signal acceptance level is measured with specified maximum frequency deviation.
- 11. Input pins defined as IN+, IN-, and TOE.
- 12. External voltage source used to bias VREF.
- 13. This parameter also applies to a third tone injected onto the power supply.
- 14. Referenced to Figure 1. Input DTMF tone level at -28 dBm.



#### **Timing Diagram**



#### **Explanation of Events**

- A) Tone bursts detected, tone duration invalid, outputs not updated.
- B) Tone #n detected, tone duration valid, tone decoded and latched in outputs.
- C) End of tone #n detected, tone absent duration valid, outputs remain latched until next valid tone.
- D) Outputs switched to high impedance state.
- E) Tone #n + 1 detected, tone duration valid, tone decoded and latched in outputs (currently high impedance).
- F) Acceptable dropout of tone #n + 1, tone absent duration invalid, outputs remain latched.
- G) End of tone #n + 1 detected, tone absent duration valid, outputs remain latched until next valid tone.

#### **Explanation of Symbols**

- VIN DTMF composite input signal.
- ESt Early Steering Output. Indicates detection of valid tone frequencies.
- St/GT Steering input/guard time output. Drives external RC timing circuit.
- Q1-Q4 4-bit decoded tone output.
- StD Delayed Steering Output. Indicates that valid frequencies have been present/absent for the required guard time, thus constituting a valid signal.
- TOE Tone Output Enable (input). A low level shifts Q1-Q4 to its high impedance state.
- tREC Maximum DTMF signal duration not detected as valid.
- tREC Minimum DTMF signal duration required for valid recognition.
- tID Minimum time between valid DTMF signals.
- tDO Maximum allowable drop-out during valid DTMF signal.
- tDP Time to detect the presence of valid DTMF signals.
- tDA Time to detect the absence of valid DTMF signals.
- tGTP Guard time, tone present.
- tGTA Guard time, tone absent.

#### **Functional Description**

The GTE G8870 DTMF Integrated Receiver provides the design engineer with not only low power consumption, but high performance in a small 18-pin DIP or 20-pin PLCC package configuration. The G8870's internal architecture consists of a bandsplit filter section which separates the high and low tones of the received pair, followed by a digital decode (counting) section which verifies both the frequency and duration of the received tones before passing the resultant 4-bit code to the output bus.

#### **Filter Section**

Separation of the low-group and high-group tones is achieved by applying the dual-tone signal to the inputs of two 9th-order switched capacitor bandpass filters. The bandwidths of these filters correspond to the bands enclosing the low-group and high-group tones (See Figure 3). The filter section also incorporates notches at 350 Hz and 440 Hz which provides excellent dial tone rejection. Each filter output is followed by a single-order switched capacitor section which smooths the signals prior to limiting. Signal limiting is performed by highgain comparators. These comparators are provided with a hysteresis to prevent detection of unwanted low-level signals and noise. The outputs of the comparators provide full-rail logic swings at the frequencies of the incoming tones.

#### **Decoder Section**

The G8870 decoder uses a digital counting technique to determine the frequencies of the limited tones and to verify that these tones correspond to standard DTMF frequencies. A complex averaging algorithm is used to protect against tone simulation by extraneous signals (such as voice) while providing tolerance to small frequency variations. The averaging algorithm has been developed to ensure an optimum combination of immunity to "talk-off" and tolerance to the presence of interfering signals (third tones) and noise. When the detector recognizes the simultaneous presence of two valid tones (known as "signal condition"), it raises the "Early Steering" flag (ESt). Any subsequent loss of signal condition will cause ESt to fall.

#### **Steering Circuit**

Before the registration of a decoded tone pair, the receiver checks for a valid signal duration (referred to as "character-recognition-condition"). This check is performed by an external RC time constant driven by ESt. A logic high on ESt causes Vc (See Figure 4) to rise as the capacitor discharges. Providing signal condition is maintained (ESt remains high) for the validation period (tarF). Vc reaches the threshold (VTst) of the steering logic to register the tone pair, thus latching its corresponding 4-bit code (See Figure 2) into the output latch. At this point, the GT output is activated and drives Vc to VDD. GT continues to drive high as long as ESt remains high. Finally, after a short delay to allow the output latch to settle, the "delayed steering" output flag (StD) goes high, signaling that a received tone pair has been registered. The contents of the output latch are made available on the 4-bit output bus by

raising the three-state control input (TOE) to a logic high. The steering circuit works in reverse to validate the interdigit pause between signals. Thus, as well as rejecting signals too short to be considered valid, the receiver will tolerate signal interruptions (drop outs) too short to be considered a valid pause. This capability, together with the capability of selecting the steering time constants externally, allows the designer to tailor performance to meet a wide variety of system requirements.

#### **Guard Time Adjustment**

In situations which do not require independent selection of receive and pause, the simple steering circuit of Figure 4 is applicable. Component values are chosen according to the following formula:

trec = tdp + tgtp tgtp  $\simeq 0.67$  RC

The value of tDP is a parameter of the device and tREC is the minimum signal duration to be recognized by the receiver. A value for C of 0.1 uF is recommended for most applications, leaving R to be selected by the designer. For example, a suitable value of R for a tREC of 40 milliseconds would be 300K. A typical circuit using this steering configuration is shown in Figure 1. The timing requirements for most telecommunication applications are satisfied with this circuit. Different steering arrangements may be used to select independently the guard-times for tone-present (tGTP) and tone-absent (tGTA). This may be necessary to meet system specifications which place both accept and reject limits on both tone duration and interdigit pause.

Guard time adjustment also allows the designer to tailor system parameters such as talk-off and noise immunity. Increasing tREC improves talk-off performance, since it reduces the probability that tones simulated by speech will maintain signal condition for long enough to be registered. On the other hand, a relatively short tREC with a long tDO would be appropriate for extremely noisy environments where fast acquisition time and immunity to drop-outs would be requirements. Design information for guard time adjustment is shown in Figure 5.

#### Input Configuration


The input arrangement of the G8870 provides a differential input operational amplifier as well as a bias source (VREF) which is used to bias the inputs at mid-rail.

Provision is made for connection of a feedback resistor to the op-amp output (GS) for adjustment of gain.

In a single-ended configuration, the input pins are connected as shown in Figure 1 with the op-amp connected for unity gain and VREF biasing the input at  $\frac{1}{2}$ VDD. Figure 6 shows the differential configuration, which permits the adjustment of gain with the feedback resistor Rs.

#### **Pin Function Table**


Name		Description						
IN+	Non-inverting input	Connections to the front-end differential amplifier						
IN-	Inverting input							
GS	Gain Select. Gives acce	ss to output of front-end differential amplifier for connection of feedback resistor.						
VREF	Reference voltage outp	ut (nominally VDD/2). May be used to bias the inputs at mid-rail.						
IC	Internal connection. Mu	ust be tied to Vss.						
IC	Internal connection. Mu	ust be tied to Vss.						
OSC1	Clock input 3.579545 MHz crystal connected between these pins completes internal oscillato							
OSC2	Clock output							
Vss	Negative power supply	(Normally connected to 0V).						
TOE	Three-state output enal	ole (input). Logic high enables the outputs Q1-Q4. Internal pull-up.						
Q1								
Q2	Three-state outputs. WI	nen enabled by TOE, provides the code corresponding to the last valid tone pair						
Q3	received. (See Fig. 2.)							
Q4								
StD		t. Presents a logic high when a received tone pair has been registered and the output as to logic low when the voltage on St/GT falls below VTst.						
ESt		resents a logic high immediately when the digital algorithm detects a recognizable ion). Any momentary loss of signal condition will cause ESt to return to a logic low.						
St/GT	device to register the de to accept a new tone pa	ne output (bidirectional). A voltage greater than VTst detected at St causes the stected tone pair and update the output latch. A voltage less than VTst frees the device ir. The GT output acts to reset the external steering time constant, and its state is a voltage on St. (See Fig. 2.)						
VDD	Positive power supply							



#### Figure 1. Single Ended Input Configuration

FLOW	Fhigh	KEY	TOE	Q4	Q3	Q2	Q1
697	1209	- 1	н	0	0	0	1
697	1336	2	н	0	0	1	0
697	1477	3	н	0	0	1	1
770	1209	4	н	0	1	0	0
770	1336	5	н	0	1	0	1
770	1477	6	·Η	0	1	1	0
852	1209	7	н	0	1	1	1
852	1336	8	н	1	0	0	0
852	1477	9	н	1	0	0	1
941	1336	0	н	1	0	1	0
941	1209	•	н	1	0	1	1
941	1477	#	н	1	1	0	0
697	1633	Α	· H	1	1	0	1
770	1633	В	н	1	1	1	0
852	1633	С	н	1	1	1	.1
941	1633	D	H.	0	0	0	0
		ANY	L	Ζ	Z	Z	Z
L=L	OGIC LO	W, H = L	OGIC HI	GH, Z =	HIGH IN	IPEDAN	ICE

#### Figure 2. Functional Decode Table









Figure 3. Typical Filter Characteristic










#### **Pin Function**


Pin	Description
IN+	Non-Inverting Input
IN-	Inverting Input
GS	Gain Select
IC	Internal Connection
OSC1	Clock Input
OSC2	Clock Output
TOE	Three-State Output Enable

Pin	Description
Q1-4	Three-State Data Outputs
StD	Delayed Steering Output
ESt	Early Steering Output
St/GT	Steering Input/Guard Time Input
VREF	Reference Voltage Output
Vss	Negative Power Supply
VDD	Positive Power Supply

#### **Pin Configuration**



#### **Ordering Information**



None— 0°C to +70°C,  $\pm$  5% P.S. Tol. I— -40°C to +85°C,  $\pm$  5% P.S. Tol.



# G8870-1

# Microcircuits

### **CMOS DTMF Integrated Receiver**

#### Features

- CMOS technology for low power consumption— 35 mW max.
- Full DTMF receiver
- · Provides DTMF high and low group filtering
- · Adjustable acquisition and release times
- Dial tone suppression
- Integrated bandsplit filter and digital decoder functions
- On-chip differential amplifier, clock oscillator, and latched three-state bus.
- Uses inexpensive 3.58 MHz crystal
- Central office quality and performance
- Single +5 volt power supply
- 18-pin DIP or 20-pin PLCC package


#### Applications

- PABX
- Remote data entry
- Central officeKey systems
- Receiver system for Conference of
- European Postal and Telecommunications (CEPT), and British Telecom
- Mobile radio
- Remote control

#### Block Diagram

#### **General Description**

The GTE G8870-1 provides full DTMF receiver capability by integrating both the bandsplit filter and digital decoder functions into a single 18-pin DIP or 20-pin PLCC package. The G8870-1 is manufactured using state-of-the-art CMOS process technology for low power consumption (35 mW max.) and precise data handling. The filter section uses a switched capacitor technique for both high and low group filters and dial tone rejection. The G8870-1 decoder uses digital counting techniques for the detection and decoding of all 16 DTMF tone pairs into a 4-bit code. The G8870-1 minimizes external component count by providing an on-chip differential input amplifier, clock generator, and a latched three-state interface bus. The on-chip clock generator requires only a low cost TV crystal as an external component.



#### Absolute Maximum Ratings: (Note 1)

Parameter	Symbol	Value		
Power Supply Voltage (VDD-Vss)	VDD	6.0V Max		
Voltage on any Pin	Vdc	Vss-0.3, VDD+0.3		
Current on any Pin	IDD	10 mA Max		
Operating Temperature	TA	-40° C to +85° C		
Storage Temperature	Ts	-65°C to +150°C		

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

#### Notes:

1. Exceeding these ratings may cause permanent damage, functional operation under these conditions is not implied.

#### DC Characteristics: All voltages referenced to Vss unless otherwise noted. VDD = 5.0V, Vss = 0V, TA = 25°C.

Paramete	r	Symbol	Min	Тур	Max	Units	Test Conditions
<b>Operating Supply Volta</b>	ge	VDD	4.75		5.25	v	
Operating Supply Curre	ent	IDD		3.0	7.0	mA	
Power Consumption		Po		15	35	mW	f = 3.579 MHz; VDD = 5.0V
Low Level Input Voltage	•	· VIL			1.5	V	.'
High Level Input Voltage	e	Viн	3.5			V	
Input Leakage Current		hH/hL			0.1	μA	VIN = Vss or VDD (Note 11)
Pull Up (Source) Curren	t on TOE	Iso		6.5	15.0	μA	TOE = 0 V
Input Impedance, Signa	I Inputs 1,2	RIN	8	10	1	Meg Ω	@ 1KHz
Steering Threshold Volt	age	VTst	2.2		2.5	V	
Low Level Output Volta	ge	VOL			0.03	V	No Load
High Level Output Volta	ige	Voн	4.97			v	No Load
Output Low (Sink) Curr	ent	IOL	1.0	2.5		mA	VOUT = 0.4 V
Output High (Source) C	Current	Юн	0.4	0.8		mA	VOUT = 4.6 V
Output Voltage	Mass	VREF	2.4		2.7	v	No Load
Output Resistance	- VREF	ROR			10	ΚΩ	

Operating Characteristics: All voltages referenced to Vss unless otherwise noted. VDD = 5.0V, Vss = 0V, TA = 25°C.

#### **Gain Setting Amplifier**

Parameter	Symbol	Min	Тур	Max	Units	Test Conditions
Input Leakage Current	lin			±100	nA	Vss < Vin < Vdd
Input Resistance	Rin	10			MΩ	
Input Offset Voltage	Vos			±25	mV	
Power Supply Rejection	PSRR	50			dB	1 KHz (Note 12)
Common Mode Rejection	CMRR	55			dB	-3.0 V < VIN < 3.0V
DC Open Loop Voltage Gain	AVOL	60	T		dB	
Open Loop Unity Gain Bandwidth	fc	1.2	1.5		MHz	
Output Voltage Swing	Vo	3.5			Vp-p	RL≥100KΩ to Vss
Tolerable Capacitive Load (GS)	CL			100	pF	
Tolerable Resistive Load (GS)	RL			50	ΚΩ	
Common Mode Range	Vcm	2.5	1		Vp-p	No Load

### AC Characteristics: All voltages referenced to Vss unless otherwise noted. VDD = 5.0V, Vss = 0V, TA = 25° C, fCLK = 3.579545 MHz using test circuit (Fig. 1).

Parameter		Symbol	Min	Тур	Max	Units	Notes
Valid Input Signal Levels			-31		+1	dBm	102450
(each tone of composite	signal)		21.8		869	mVrms	1,2,3,4,5,8
Input Signal Level Reject			-37			dBm	100459
mput oignal Level neject			10.9			mVrms	1,2,3,4,5,8
Positive Twist Accept					10	dB	2,3,4,8
Negative Twist Accept					10	dB	2,0,1,0
Freq. Deviation Accept L	imit				1.5%±2 Hz	Nom.	2,3,5,8,10
Freq. Deviation Reject Li	mit		±3.5%			Nom.	2,3,5
Third Tone Tolerance			-18.5	-16		dB	2,3,4,5,8,9,13,14
Noise Tolerance				-12		dB	2,3,4,5,6,8,9
Dial Tone Tolerance			+18	+22		dB	2,3,4,5,7,8,9
Tone Present Detection Time		tDP	5	8	14	mS	Refer to
Tone Absent Detection Time		tDA	0.5	3	8.5	mS	Timing Diagram
Min. Tone Duration Acce	ot	tREC			40	mS	(User Adjustable)
Max. Tone Duration Reject	t	TREC	20			mS	Times shown are
Min. Interdigit Pause Acc	ept	tiD			40	mS	obtained with
Max. Interdigit Pause Reje	ect	tDO	20			mS	circuit in Fig. 1
Propagation Delay (St to	Q)	tPQ		6	11	μS	
Propagation Delay (St to	StD)	tPStD		9		μS	TOE = VDD
Output Data Set Up (Q to StD)		tQStD	4.0			μS	
Propagation Delay	Enable.	<b>t</b> PTE		50	60	nS	RL = 10K()
(TOE to Q)	Disable	<b>t</b> PTD		300		nS	CL = 50pF
Crystal/Clock Frequency	/	fclk	3.5759	3.5795	3.5831	MHz	
Clock Output C (OSC2)	apacitive Load	CLO			30	pF	


#### NOTES:

- 1. dBm = decibels above or below a reference power of 1 mW into a 600 ohm load.
- 2. Digit sequence consists of al 16 DTMF tones.
- 3. Tone duration = 40 mS. Tone pause = 40 mS.
- 4. Nominal DTMF frequencies are used.
- 5. Both tones in the composite signal have an equal
- amplitude. 6. Bandwidth limited (0 to 3 KHz) Gaussian Noise.
- 7. The precise dial tone frequencies are (350 Hz and
- 440 Hz)  $\pm 2\%$ .

- 8. For an error rate of better than 1 in 10,000.
- 9. Referenced to lowest level frequency component in DTMF signal.
- 10. Minimum signal acceptance level is measured with specified maximum frequency deviation.
- 11. Input pins defined as IN+, IN-, and TOE .
- 12. External voltage source used to bias VREF.
- 13. This parameter also applies to a third tone injected onto the power supply.
- 14. Referenced to Figure 1. Input DTMF tone level at -28 dBm.



#### **Timing Diagram**



#### **Explanation of Events**

- A) Tone bursts detected, tone duration invalid, outputs not updated.
- B) Tone #n detected, tone duration valid, tone decoded and latched in outputs.
- C) End of tone #n detected, tone absent duration valid, outputs remain latched until next valid tone.
- D) Outputs switched to high impedance state.
- E) Tone #n + 1 detected, tone duration valid, tone decoded and latched in outputs (currently high impedance).
- F) Acceptable dropout of tone #n + 1, tone absent duration invalid, outputs remain latched.
- G) End of tone #n + 1 detected, tone absent duration valid, outputs remain latched until next valid tone.

#### **Explanation of Symbols**

- VIN DTMF composite input signal.
- ESt Early Steering Output. Indicates detection of valid tone frequencies.
- St/GT Steering input/guard time output. Drives external RC timing circuit.
- Q1-Q4 4-bit decoded tone output.
- StD Delayed Steering Output. Indicates that valid frequencies have been present/absent for the required guard time, thus constituting a valid signal.
- TOE Tone Output Enable (input). A low level shifts Q1-Q4 to its high impedance state.
- tREC Maximum DTMF signal duration not detected as valid.
- tREC Minimum DTMF signal duration required for valid recognition.
- tID Minimum time between valid DTMF signals.
- tDO Maximum allowable drop-out during valid DTMF signal.
- tDP Time to detect the presence of valid DTMF signals.
- tDA Time to detect the absence of valid DTMF signals.
- tGTP Guard time, tone present.
- tGTA Guard time, tone absent.

#### **Functional Description**

The GTE G8870-1 DTMF Integrated Receiver provides the design engineer with not only low power consumption, but high performance in a small 18-pin DIP or 20-pin PLCC package configuration. The G8870-1's internal architecture consists of a band-split filter section which separates the high and low tones of the received pair, followed by a digital decode (counting) section which verifies both the frequency and duration of the received tones before passing the resultant 4-bit code to the output bus.

#### **Filter Section**

Separation of the low-group and high-group tones is achieved by applying the dual-tone signal to the inputs of two 9th-order switched capacitor bandpass filters. The bandwidths of these filters correspond to the bands enclosing the low-group and high-group tones (See Figure 3). The filter section also incorporates notches at 350 Hz and 440 Hz which provides excellent dial tone rejection. Each filter output is followed by a single-order switched capacitor section which smooths the signals prior to limiting. Signal limiting is performed by highgain comparators. These comparators are provided with a hysteresis to prevent detection of unwanted low-level signals and noise. The outputs of the comparators provide full-rail logic swings at the frequencies of the incoming tones.

#### **Decoder Section**

The G8870-1 decoder uses a digital counting technique to determine the frequencies of the limited tones and to verify that these tones correspond to standard DTMF frequencies. A complex averaging algorithm is used to protect against tone simulation by extraneous signals (such as voice) while providing tolerance to small frequency variations. The averaging algorithm has been developed to ensure an optimum combination of immunity to "talk-off" and tolerance to the presence of interfering signals (third tones) and noise. When the detector recognizes the simultaneous presence of two valid tones (known as "signal condition"), it raises the "Early Steering" flag (ESt). Any subsequent loss of signal condition will cause ESt to fall.

#### **Steering Circuit**

Before the registration of a decoded tone pair, the receiver checks for a valid signal duration (referred to as "character-recognition-condition"). This check is performed by an external RC time constant driven by ESt. A logic high on ESt causes Vc (See Figure 4) to rise as the capacitor discharges. Providing signal condition is maintained (ESt remains high) for the validation period (tarF), Vc reaches the threshold (VTst) of the steering logic to register the tone pair, thus latching its corresponding 4-bit code (See Figure 2) into the output latch. At this point, the GT output is activated and drives Vc to VDD. GT continues to drive high as long as ESt remains high. Finally, after a short delay to allow the output latch to settle, the "delayed steering" output flag (StD) goes high, signaling that a received tone pair has been registered. The contents of the

output latch are made available on the 4-bit output bus by raising the three-state control input (TOE) to a logic high. The steering circuit works in reverse to validate the interdigit pause between signals. Thus, as well as rejecting signals too short to be considered valid, the receiver will tolerate signal interruptions (drop outs) too short to be considered a valid pause. This capability, together with the capability of selecting the steering time constants externally, allows the designer to tailor performance to meet a wide variety of system requirements.

#### **Guard Time Adjustment**

In situations which do not require independent selection of receive and pause, the simple steering circuit of Figure 4 is applicable. Component values are chosen according to the following formula:

> $t_{REC} = t_{DP} + t_{GTP}$  $t_{GTP} \simeq 0.67 \text{ RC}$

The value of tDP is a parameter of the device and tREC is the minimum signal duration to be recognized by the receiver. A value for C of 0.1 uF is recommended for most applications, leaving R to be selected by the designer. For example, a suitable value of R for a tREC of 40 milliseconds would be 300K. A typical circuit using this steering configuration is shown in Figure 1. The timing requirements for most telecommunication applications are satisfied with this circuit. Different steering arrangements may be used to select independently the guard-times for tone-present (tGTP) and tone-absent (tGTA). This may be necessary to meet system specifications which place both accept and reject limits on both tone duration and interdigit pause.

Guard time adjustment also allows the designer to tailor system parameters such as talk-off and noise immunity. Increasing tREC improves talk-off performance, since it reduces the probability that tones simulated by speech will maintain signal condition for long enough to be registered. On the other hand, a relatively short tREC with a long too would be appropriate for extremely noisy environments where fast acquisition time and immunity to drop-outs would be requirements. Design information for guard time adjustment is shown in Figure 5.

#### Input Configuration

The input arrangement of the G8870-1 provides a differential input operational amplifier as well as a bias source (VREF) which is used to bias the inputs at mid-rail.

Provision is made for connection of a feedback resistor to the op-amp output (GS) for adjustment of gain.

In a single-ended configuration, the input pins are connected as shown in Figure 1 with the op-amp connected for unity gain and VREF biasing the input at  $\frac{1}{2}$ VDD. Figure 6 shows the differential configuration, which permits the adjustment of gain with the feedback resistor Rs.

#### **Pin Function Table**

Name		Description
IN+	Non-inverting input	Connections to the front-end differential amplifier
IN-	Inverting input	
GS	Gain Select. Gives acce	ss to output of front-end differential amplifier for connection of feedback resistor.
VREF	Reference voltage output	ut (nominally VDD/2). May be used to bias the inputs at mid-rail.
IC	Internal connection. Mu	ist be tied to Vss.
IC	Internal connection. Mu	ist be tied to Vss.
OSC1	Clock input	3.579545 MHz crystal connected between these pins completes internal oscillator.
OSC2	Clock output	
Vss	Negative power supply	(Normally connected to 0V).
TOE	Three-state output enab	ble (input). Logic high enables the outputs Q1-Q4. Internal pull-up.
Q1		
Q2	Three-state outputs. When enabled by TOE, provides the code corresponding to the last valid tone pair	
Q3	received. (See Fig. 2.)	
Q4		
StD		t. Presents a logic high when a received tone pair has been registered and the output is to logic low when the voltage on St/GT falls below V⊤St.
ESt	Early steering output. P tone pair (signal conditi	resents a logic high immediately when the digital algorithm detects a recognizable on). Any momentary loss of signal condition will cause ESt to return to a logic low.
St/GT	device to register the de to accept a new tone pa	ne output (bidirectional). A voltage greater than VTSI detected at St causes the etected tone pair and update the output latch. A voltage less than VTSI frees the device ir. The GT output acts to reset the external steering time constant, and its state is a voltage on St. (See Fig. 2.)
VDD	Positive power supply	






Figure 1. Single Ended Input Configuration Test Circuit

FLOW	Fhigh	KEY	TOE	Q4	Q3	Q2	Q1
697	1209	1	н	0	0	0	1
697	1336	2	н	0	0	1	0
697	1477	3	н	0	0	1	1
770	1209	4	н	0	<u>ି 1</u>	0	0
770	1336	5	н	0	.1	0	1
770	1477	6	н	0	1	1	0
852	1209	7	н	0	1	1	1
852	1336	8	н	1	0	0	0
852	1477	9	н	1	0	0	1
941	1336	0	н	1	0	1	0
941	1209	•	н	1	0	1	1
941	1477	#	н	1	1	0	0
697	1633	Α	н	1	1	0	1
770	1633	В	н	1	1	1	0
852	1633	С	н	1	1	1	1
941	1633	D	н	0	0	0	0
		ANY	L	Z	Z	Z	Z
L = LOGIC LOW, H = LOGIC HIGH, Z = HIGH IMPEDANCE							

#### Figure 2. Functional Decode Table

5














Figure 6. Differential Input Configuration

#### Application

#### **Receiver System for British Telecom Spec PÖR 1151**

The circuit shown in Fig. 8 illustrates the use of the G8870-1 device in a typical receiver system. The British Telecom specifications define the input signals less than -34 dBm as the non-operate level. This condition can be attained by choosing suitable values for R1 and R2 to provide 3 dB attenuation, such that the -34 dBm input signal will correspond to -37 dBm at the gain setting pin GS of the G8870-1. As shown in the diagram, the component values of R3 and C2 are the guard time requirement when the total component tolerance is 6%. For better performance, it is recommended to use the non-symmetric guard time circuit in Fig. 7.




Figure 7. Non-Symmetric Guard Time Circuit





Figure 8. Single Ended Input Configuration for British Telecom or CEPT Specifications

#### **Pin Function**


Pin	Description
IN+	Non-Inverting Input
IN-	Inverting Input
GS	Gain Select
IC	Internal Connection
OSC1	Clock Input
OSC2	Clock Output
TOE	Three-State Output Enable

Pin	Description
Q1-4	Three-State Data Outputs
StD	Delayed Steering Output
ESt	Early Steering Output
St/GT	Steering Input/Guard Time Input
VREF	Reference Voltage Output
Vss	Negative Power Supply
VDD	Positive Power Supply

#### **Pin Configuration**



#### **Ordering Information**



#### Microcircuits

GTE



# **G8880**

# **Microcircuits**

### **CMOS Integrated DTMF Transceiver**

#### Features

- Advanced CMOS technology for low power consumption and increased noise immunity
- Complete DTMF Transmitter/Receiver within a single chip
- Standard 6500/6800 series microprocessor port
- · Central office quality and performance
- · Adjustable Guard Time
- Automatic Tone Burst mode
- Call Progress mode
- Single + 5 volt power supply
- 20-pin DIP or 28-pin PLCC package

#### Applications


- Paging systems
- Repeater systems/mobile radio
- Interconnect dialers
- PABX systems

**Block Diagram** 

Computer systems

#### General Description

The GTE G8880 is a fully integrated DTMF Transceiver, featuring Adjustable Guard Time, Automatic Tone Burst mode, Call Progress mode and a fully compatible 6500/6800 microprocessor interface. The G8880 is manufactured using state-of-the-art Advanced CMOS technology for low power consumption and precise data handling. The G8880 is based on the industry standard G8870 DTMF Receiver, while the transmitter utilizes a switched-capacitor D/A converter for low distortion, highly accurate DTMF signalling. Internal counters provide an Automatic Tone Burst mode which allows tone bursts to be transmitted with precise timing. A Call Progress filter can be selected by an external microprocessor for analyzing Call Progress tones.



### **ADVANCE INFORMATION**

#### Absolute Maximum Ratings (Note 1)

Ratings	Symbol	Value
Supply Voltage (VDD-Vss)	VDD	+6.0V Max
Voltage on any Pin	Vdc	-0.3V to VDD + 0.3V
Current on any Pin	DD	10 mA Max
Operating Temperature	TA	- 40°C to + 85°C
Storage Temperature	Ts	-65°C to +150°C

This device contains input protection against damage due to static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

Notes:

 Exceeding these ratings may cause permanent damage. Functional operation under these conditions is not implied.

**DC Characteristics** All voltages referenced to Vss unless otherwise noted. V<sub>DD</sub> = 5.0V, Vss = 0V, fc = 3.579545 MHz,  $\phi 2 = 1 \text{ MHz}$ , T<sub>A</sub> = 25°C

Parameter	Symbol	Min	Typ*	Max	Units
Operating Supply Voltage	VDD	4.75	5.0	5.25	v
Operating Supply Current	lDD		10	-	mA
Power Consumption	Po		50	-	mW
nputs					
High Level Input Voltage OSC1	Viho	3.5		_	v
Low Level Input Voltage OSC1	VILO			1.5	v
Input Impedance (@ 1 KHz) IN+, IN-	Rin		10	_	ΜΩ
Steering Threshold Voltage	VTSt	2.2	_	2.5	v
Dutputs					
High Level Output Voltage (No Load) OSC2	Vоно	4.9	_	_	v
Low Level Output Voltage (No Load) OSC2	Volo			0.1	v
Output Leakage Current (Voн = 2.4V) IRQ	loz		1.0	10.0	μΑ
VREF Output Voltage (No Load)	VREF	2.4	_	2.7	V
VREF Output Resistance	Ror		10		ΚΩ
Data Bus			•		
Low Level Input Voltage	VIL		_	0.8	v
High Level Input Voltage	Ин	2.0	_	_	v
Low Level Output Voltage (IoL = 1.6 mA)	Vol		_	0.4	v
High Level Output Voltage (IOH = 400 $\mu$ A)	Voн	2.4	_	_	v
Input Leakage Current (VIN = 0.4 to 2.4V)	lız		-	10.0	μΑ

Electrical Characteristics — Gain Setting Amplifier: All voltages referenced to Vss unless otherwise noted.  $V_{DD} = 5.0V$ ,  $V_{SS} = 0V$ ,  $T_A = 25^{\circ}C$ 

Parameter	Symbol	Min	Тур*	Max	Units
Input Leakage Current (Vss ≤ ViN ≤ VDD)	lin		100	_	nA
Input Resistance	Rin		10		MΩ
Input Offset Voltage	Vos		25		mV
Power Supply Rejection (1 KHz)	PSRR		60	-	dB
Common Mode Rejection ( $-3.0V \le V_{IN} \le 3.0V$ )	CMRR		60	_	dB
DC Open-Loop Voltage Gain	Avol		65		dB
Unity Gain Bandwidth	BW		1.5	-	MHz
Output Voltage Swing (RL $\ge$ 100 K $\Omega$ to Vss)	Vo		4.5		VPP

#### Electrical Characteristics — Gain Setting Amplifier (continued)

Parameter	Symbol	Min	Тур*	Max	Units
Maximum Capacitive Load	CL				
GS			100		pF
Maximum Resistive Load	R∟				
GS			50	—	ΚΩ
Common Mode Range (No Load)	Vсм	_	3.0		VPP

AC Characteristics: All Voltages referenced to Vss unless otherwise noted. VDD = 5.0V, Vss = 0V, fc = 3.579545 MHz,  $\phi 2 = 1 \text{ MHz}$ 

Parameter	Symbol	Min	Тур*	Max	Units
Receive Signal Conditions					
Valid Input Signal Levels (Each Tone of Composite Signal; Notes 1, 2, 3, 5, 6, 9)		- 29 27.5	_	+ 1 883	dBm mVвмs
Positive Twist Accept (Notes 2, 3, 6, 9)		-	10		dB
Negative Twist Accept (Notes 2, 3, 6, 9)		-	10		dB
Freq. Deviation Accept (Notes 2, 3, 5, 9)		±1.5% ±2 Hz	-		Nom.
Freq. Deviation Reject (Notes 2, 3, 5)		±3.5%	-	·	Nom.
Third Tone Tolerance (Notes 2, 3, 4, 5, 9, 10)		-	- 16		dB
Noise Tolerance (Notes 2, 3, 4, 5, 7, 9, 10)		_	- 12	_	dB
Dial Tone Tolerance (Notes 2, 3, 4, 5, 8, 9, 11)		_	+ 22	-	dB
Call Progress					
Lower Frequency (@ - 25 dBm) ACCEPT	fLA	_	320	_	Hz
Upper Frequency (@ -25 dBm) ACCEPT	fHA	_	510	_	Hz
Lower Frequency (@ -25 dBm) REJECT	fLR	_	290	_	Hz
Upper Frequency (@ - 25 dBm) REJECT	fHR	_	540	_	Hz
Receive Timing					•
Tone Present Detect Time	tDP	5	11	14	mS
Tone Absent Detect Time	tDA	0.5	4	8.5	mS
Tone Duration Accept (Ref. Fig. 9)	tREC	_		40	mS
Tone Duration Reject (Ref. Fig. 9)	tREC	20			mS
Interdigit Pause Accept (Ref. Fig. 9)	tiD	—		40	mS
Interdigit Pause Reject (Ref. Fig. 9)	tDO	20		_	mS
Delay St to b3	tРStb3		13	—	μS
Delay St to RX0-RX3	<b>t</b> PStRX	—	8	—	μS
Transmit Timing					
Tone Burst Duration (DTMF Mode)	tBST	50		52	mS
Tone Pause Duration (DTMF Mode)	tPS	50		52	mS
Tone Burst Duration (Extended, Call Process Mode)	tBSTE	100		104	mS
Tone Pause Duration (Extended, Call Process Mode)	tPSE	100		104	mS
Tone Output					
High Group Output Level (RL = 10 KΩ)	VHOUT	-8	-5	-	dBm
Low Group Output Level (RL = 10 K $\Omega$ )	VLOUT	- 10	-5	-	dBm
Pre-emphasis (RL = 10 K $\Omega$ )	dBP	0	2	3	dB
Output Distortion (RL = 10 K $\Omega$ , 3.4 KHz Bandwidth)	THD		- 25		dB
Frequency Deviation ( $f = 3.5795 \text{ MHz}$ )	fD	-	±0.7 <sup>·</sup>	±1.5	%
Output Load Resistance	RLT	10		50	ΚΩ

#### **Microprocessor Interface**

φ2 Cycle Period	tcyc	_	1	_	μS
$\phi$ 2 High Pulse Width	tCH	450	-	_	nS
φ2 Low Pulse Width	tCL	430	—	-	nS
$\phi$ 2 Rise and Fall Time	tR, tF	-	-	25	nS
Address, R/W Hold Time	tah, trwh	10	_	_	nS
Address, R/W Setup Time (Prior to $\phi$ 2)	tas, trws	80	_	_	nS
Data Hold Time (Read)	t DHR	20	-	100	nS
$\phi$ 2 to Valid Data Delay (Read)	tDDR	—		290	nS
Data Setup Time (Write)	tDSW	165	-	—	nS
Data Hold Time (Write)	tDHW	10			nS
Input Capacitance	Cin			· ·	
D0-D3			5	—	pF
Output Capacitance	Соит				
IRQ/CP			5	—	pF

#### **DTMF Clock**

Crystal Clock Freq.	fc	3.5759	3.5795	3.5831	MHz
Clock Input Rise Time (External Clk)	tLHCL	·	-	110	nS
Clock Input Fall Time (External Clk)	tHLCL	—	-	110	nS
Clock Input Duty Cycle (External Clk)	DCcL	40	50	60	%
Capacitive Load OSC2	CLO	·	_	30	pF

\*Typical values are for use as design aids only, and are not guaranteed or subject to production testing.

Notes:

1. dBm = decibels above or below a reference power of 1 mW into a 600 ohm load.

φ2

2. Digit sequence consists of all 16 DTMF tones.

3. Tone duration = 40 mS. Tone pause = 40 mS.

4. Nominal DTMF frequencies are used.

5. Both tones in the composite signal have an equal amplitude.

6. The tone pair is deviated by  $\pm$  1.5%  $\pm$  2 Hz.

7. Bandwidth limited (3 KHz) Gaussian noise.

8. The precise dial tone frequencies are 350 and 440 Hz ( $\pm$ 2%).

9. For an error rate of less than 1 in 10,000.


10. Referenced to the lowest amplitude tone in the DTMF signal.

11. Referenced to the minimum valid accept level.


#### **Timing Diagrams**

 $\phi$ 2 Pulse Timing

#### **Microprocessor Read Cycle**




#### **Microprocessor Write Cycle**



ch 1 3

G8880

#### **General Transceiver Timing**




#### **EXPLANATION OF EVENTS**

- A Tone bursts detected, tone duration invalid, RX data register not updated.
- в Tone #n detected, tone duration valid, tone decoded and latched in RX data register.
- с End of tone #n detected, tone absent duration valid, information
- in RX data register retained until next valid tone pair. The #n +1 detected to educate unit that the data based and latched in RX data register. Acceptable dropout of tone #n + 1, tone absent duration invalid, D
- Е data remains unchanged. End of tone #n + 1 detected, tone absent duration valid. F
- information in RX data register retained until next valid tone pair.

#### EXPLANATION OF SYMBOLS

DTMF composite input signal. Early steering output. Indicates detection of valid tone ViN ESt frequencies.

St/GT	Steering input/guard time output. Drives external RC timing circuit.
RX0-RX3	4-bit decoded data in receive data register.
b3	Delayed steering. Indicates that valid frequencies have been present/absent for the required guard time thus constituting a valid signal. Active low for the duration of a valid DTMF signal.
b2	Indicates that valid data is in the receive data register. The bit is cleared after the status register is read.
IRQ/CP	Interrupt is active indicating that new data is in the RX data register. The interrupt is cleared after the status register is read.
TREC	Maximum DTMF signal duration not detected as valid.
TREC	Minimum DTMF signal duration required for valid recognition.
tio	Minimum time between valid sequential DTMF signals.
tDO	Maximum allowable dropout during valid DTMF signal.
t DP	Time to detect valid frequencies present.
t DA	Time to detect valid frequencies absent.
<b>t</b> GTP	Guard time, tone present.
<b>t</b> gta	Guard time, tone absent.




#### **Functional Description**


The G8880 Integrated DTMF Transceiver provides the design engineer with not only low power consumption, but Central Office quality performance within a single 20-pin DIP package. The G8880's internal architecture consists of a high performance DTMF receiver with an internal Gain Setting Amplifier and DTMF Generator. The DTMF Generator contains a Tone Burst Counter for generating precise tone bursts and pauses. The Call Progress mode, when selected, allows the detection of call progress tones. A standard 6500/6800 series microprocessor interface allows access to an internal Status Register, two Control Registers and two Data Registers within the G8880.

#### Input Configuration

The G8880 input arrangement consists of a differential input operational amplifier and bias source (VAEF) for biasing the amplifier inputs at VDb/2. Provisions are made for the connection of a feedback resistor to the Op Amp output (GS) for gain adjustment. In the single-ended configuration, the input pins should be connected as shown in Figure 1, while Figure 2 shows the necessary connections for a differential input configuration.







 $\begin{array}{l} \text{DIFFERENTIAL INPUT AMPLIFIER} \\ C1 &= C2 &= 10 n F \\ R1 &= R4 &= R5 &= 100 K \Omega \\ R2 &= 60 K \Omega, R3 &= 37.5 K \Omega \\ R3 &= (R2R5)/(R2 + R5) \\ \text{VOLTAGE GAIN} \\ (Av diff) &= R5/R1 \\ \text{INPUT IMPEDANCE} \\ (Zin diff) &= 2 \sqrt{R1^2 + (1/\omega C)^2} \end{array}$ 



#### **Receiver Section**

Separation of the low and high-group tones is achieved by applying the DTMF signal to the inputs of two sixth-order switched capacitor bandpass filters, the bandwidths of which correspond to the low and high-group frequencies as shown in Figure 5. The low-group filter incorporates notches at 350 Hz and 440 Hz for excellent dial-tone rejection. Each filter output is followed by a single-order switched capacitor filter section which smoothes the signals prior to limiting. Limiting is performed by high-gain comparators with hysteresis to prevent detection of unwanted low-level signals. The outputs of the comparators provide full-rail logic swings at the incoming DTMF signals frequencies.

Following the filter section is a decoder which employs digital counting techniques to determine the frequencies of the incoming tones, and to verify that the incoming tones correspond to standard DTMF frequencies. A complex averaging algorithm protects against tone simulation by extraneous signals (e.g. voice), while still providing tolerance to small deviations in frequency. The averaging algorithm was developed to ensure an optimum combination of immunity to talk-off, as well as a tolerance to the presence of interfering frequencies (3rd tones) and noise. When the detector recognizes the presence of two valid tones (sometimes referred to as "signal condition" in industry publications), the "Early Steering" (ESt) output will go to an active state. Any subsequent loss of signal condition will

#### Steering Circuit

Before registration of a decoded tone pair, the receiver checks for a valid signal duration (referred to as Character Recognition Condition). This check is performed by an external RC time constant driven by ESt. A logic high on ESt causes Vc (See Figure 3) to rise as the capacitor discharges. Provided that the signal condition is maintained (ESt remains high) for the validation period (tGTP), Vc reaches the threshold (VTst) of the steering logic to register the tone pair. latching its corresponding 4-bit code (See Figure 5) into the Receive Data Register. At this point the GT output is activated and drives Vc to VDD. GT continues to drive high as long as ESt remains high. Finally, after a short delay to allow the output latch to settle, the Delayed Steering output flag goes high, signalling that a received tone pair has been registered. It is possible to monitor the status of the Delayed Steering flag by checking the appropriate bit in the Status Register. If Interrupt Mode has been selected, the IRQ/CP pin will pull low when the Delayed Steering flag is active.




Figure 3. Basic Steering Circuit


The contents of the output latch are updated on an active Delayed Steering transition. This data is presented to the 4bit bi-directional data bus when the Receive Data Register is read. The steering circuit works in reverse to validate the interdigit pause between signals. Thus, as well as rejecting signals too short to be considered valid, the receiver will tolerate signal interruptions (drop out) too short to be considered a valid pause. This facility, together with the capability of selecting the steering time constants externally, allows the designer to tailor performance to meet a wide variety of system requirements.

#### **Guard Time Adjustment**

The simple steering circuit shown in Figure 3 is adequate for most applications. Component values are chosen according to the formula:

$$t_{REC} = t_{DP} + t_{GTP}$$
  
 $t_{ID} = t_{DA} + t_{GTA}$ 

The value of top is a device parameter and tREC is the minimum signal duration to be recognized by the receiver. A value for C of 0.1 µF is recommended for most applications, leaving R to be selected by the designer. Different steering arrangements may be used to select independently the guard times for tone present (tgtp) and tone absent (tgtA). This may be necessary to meet system specifications which place both accept and reject limits on both tone duration and interdigital pause. Guard Time adjustment also allows the designer to tailor system parameters such as talk-off and noise immunity. Increasing tREC improves talk-off performance since it reduces the probability that tones simulated by speech will maintain signal condition long enough to be registered. Alternatively, a relatively short tREC with a long too would be appropriate for extremely noisy environments where fast acquisition time and immunity to tone drop-outs are required. Design information for Guard Time adjustment is shown in Figure 4.





FLOW	Fhigh	DIGIT	D4	D3	D2	D1
697	1209	1	0	0	0	1
697	1336	2	0	0	1	0
697	1477	3	0	0	1	1
770	1209	4	0	1	0	0
770	1336	5	0	1	0	1
770	1477	6	0	1	1	0
852	1209	7	0	1	1	1
852	1336	8	1	0	0	0
852	1477	9	1	0	0	1
941	1336	0	1	0	1	0
941	1209	•	1	0	1	1
941	1477	#	1	1	0	0
697	1633	A	1	1	0	1
770	1633	В	1	1	1	0
852	1633	С	1	1	1	1
941	1633	D	0	0	0	0

0 = LOGIC LOW, 1 = LOGIC HIGH

#### Figure 5. Functional Encode/Decode Table

#### **Call Progress Filter**

A Call Progress (CP) Mode can be selected allowing the detection of various tones which identify the progress of a telephone call on the network. The Call Progress tone input and DTMF input are common, however, call progress tones can only be detected when the CP Mode has been selected. DTMF signals cannot be detected if the CP Mode has been selected (see Table 5). Figure 6 indicates the useful detect bandwidth of the Call Progress filter. Frequencies presented to the input (IN+ and IN-) which are within the 'accept' bandwidth limits of the filter are hard-limited by a high-gain comparator with the IRQ/ CP pin serving as the output. The square wave output obtained from the schmitt trigger can be analyzed by a microprocessor or counter arrangement to determine the nature of the Call Progress tone being detected. Frequencies which are in the 'reject' area will not be detected, and consequently there will be no activity on IRQ/CP as a result of these frequencies.




Figure 6. Call Progress Response

#### **DTMF Generator**

The DTMF transmitter employed in the G8880 is capable of generating all sixteen standard DTMF tone pairs with low distortion and high accuracy. All frequencies are derived from an external 3.58 MHz crystal. The sinusoidal waveforms for the individual tones are digitally synthesized using row and column programmable dividers and switched capacitor D/A converters. The row and column tones are mixed and filtered providing a DTMF signal with low total harmonic distortion and high accuracy. To specify a DTMF signal, data conforming to the encoding format shown in Figure 5 must be written to the Transmit Data Register. Note that this is the same as the receiver output code. The individual tones which are generated (fLow and fHIGH) are referred to as low-group and high-group tones. As seen from Table 1, the Low-Group frequencies are 697, 770, 852 and 941 Hz; the High-Group frequencies are 1209, 1336, 1477 and 1633 Hz. Typically the High-Group to Low-Group amplitude ratio (twist) is 2dB to compensate for High-Group attenuation on long loops.

#### **DTMF Generator Operation**

The period of each tone consists of 32 equal time segments. The period of a tone is controlled by varying the length of these time segments. During write operations to the Transmit Data Register, 4-bit data on the bus is latched and converted to 2 of 8 coding for use by the programmable divider circuitry. This code is used to specify a time segment length which will ultimately determine the frequency of the tone. When the divider reaches the appropriate count as determined by the input code, a reset pulse is issued and the counter starts again. The number of time segments is fixed at 32; however, by varying the segment length as described above, the frequency can also be varied. The divider output clocks another counter which addresses the sinewave lookup ROM. The lookup table contains codes which are used by the switched capacitor D/A converter to obtain discrete and highly accurate DC voltage levels. Two identical circuits are employed to produce row and column tones which are then mixed using a low noise summing amplifier. The oscillator described needs no "start-up" time as in other DTMF generators since the crystal oscillator is running continuously, thus providing a high degree of tone burst accuracy. Under conditions when there is no tone output signal, the TONE pin assumes a DC level of 2.5 volts (typ). A bandwidth limiting filter is incorporated and serves to attenuate distortion products above 4 KHz. It can be seen from Figure 7 that the distortion products are very low in amplitude.




Figure 7. Spectrum Plot

ACTIVE	OUTPUT FRE	OUTPUT FREQUENCY (Hz)		
INPUT	SPECIFIED ACTUAL		% ERROR	
L1	697	699.1	+ 0.30	
L2	770	766.2	- 0.49	
L3	852	847.4	- 0.54	
L4	941	948.0	+ 0.74	
H1	1209	1215.9	+ 0.57	
H2	1336	1331.7	- 0.32	
НЗ	1447	1471.9	- 0.35	
H4	1633	1645.0	+0.73	


### Table 1. Actual Frequencies Versus Standard Requirements

#### Burst Mode

In certain telephony applications it is required that DTMF signals being generated be of a specific duration determined either by the particular application or by any one of the exchange transmitter specifications currently existing. Standard DTMF signal timing can be accomplished by making use of the Burst Mode. The transmitter is capable of issuing symmetric bursts/pauses of predetermined duration. This burst/pause duration is  $51 \text{ mS} \pm 1 \text{ mS}$  which is a standard interval for autodialer and central office applications. After the burst/pause has been issued, the appropriate bit is set in the Status Register, indicating that the transmitter is ready for more data.

THD(%) = 100 
$$\frac{\sqrt{V_{21}^2 + V_{31}^2 + V_{41}^2 + \dots V_{nf}^2}}{V_{\text{fundamental}}}$$

#### Equation 1. THD(%) For a Single Tone



#### Equation 2. THD(%) For a Dual Tone

The timing described above is available when the DTMF Mode has been selected. However, when CP Mode (Call Progress Mode) is selected, a secondary burst/pause time is available such that this interval is extended to 102 mS  $\pm$  2 mS. The extended interval is useful when precise tone bursts of longer than 51 mS duration and 51 mS pause are desired. Note that when CP Mode and Burst Mode have been selected, DTMF tones may be transmitted only and *not* received. In certain applications where a non-standard burst/pause time is desirable, a software timing loop or external timer can be used to provide the timing pulses when the Burst Mode is disabled by enabling and disabling the transmitter.

The G8880 is initialized on power-up sequence such that DTMF Mode and Burst Mode are selected.

#### **Single Tone Generation**

A Single Tone Mode is available whereby individual tones from the low-group or high-group can be generated. This mode can be used for DTMF test equipment applications, acknowledgement tone generation and distortion measurements. Refer to Control Register B description for details.

#### **Distortion Calculations**

The G8880 is capable of producing precise tone bursts with minimal error in frequency (See Table 1). The internal summing amplifier is followed by a first-order low-pass switched-capacitor filter to minimize harmonic components and intermodulation products. The total harmonic distortion for a single tone can be calculated using Equation 1 which is the ratio of the total power of all the extraneous frequencies to the power of the fundamental frequency expressed as a percentage. The Fourier components of the tone output correspond to V2t .... Vnf as measured on the output waveform. The total harmonic distortion for a *dual* tone can be calculated using Equation 2. VL and VH correspond to the low-group amplitude and high-group amplitude, respectively, and V<sup>2</sup>IMD is the sum of all the intermodulation components. The internal switched-capacitor filter following the D/A converter keeps distortion products down to a very low level as shown in Figure 7.

#### **DTMF Clock Circuit**

The internal clock circuit is completed with the addition of a standard television color burst crystal having a resonant frequency of 3.579545 MHz. A number of G8880 devices can be connected as shown in Figure 8 such that only one crystal is required.




Figure 8. Common Crystal Connection

#### **Table 2. Internal Register Functions**

RS0	R/W	Function
0	0	Write to Transmitter
0	1	Read from Receiver
1	0	Write to Control Register
1	1	Read from Status Register

#### **Table 3. CRA Bit Positions**

b3	b2	b1	b0
RSEL	IRQ	CP/DTMF	TOUT

#### Table 4. CRB Bit Positions

b3	b2	b1	ь0
C/R	S/D	TEST	BURST

#### **Microprocessor Interface**

The G8880 employs a microprocessor interface which allows precise control of transmitter and receiver functions. There are five internal registers associated with the microprocessor interface which can be subdivided into three categories, ie; data transfer, transceiver control and transceiver status.

There are two registers associated with data transfer operations. The Receive Data Register contains the output code of the last valid DTMF tone pair to be decoded and is a readonly register. The data entered in the Transmit Data Register

Bit	Name	Function	Description
b0	TOUT	Tone Output	A logic '1' enables the Tone Output. This function can be implemented in either the Burst Mode or Non-Burst Mode.
b1	CP/DTMF	Mode Control	In DTMF Mode (logic '0'), the device is capable of generating and receiving Dual Tone Multi-Frequency signals. When the CP (Call Progress) mode is selected (logic '1'), a 6th-order bandpass filter is enabled to allow Call Progress tones to be detected. Call Progress tones to be detected. Call Progress tones which are within the specified bandwidth will be presented at the IRQ/CP pin in rectangular wave format if the IRQ bit has been enabled (b2 = 1). Also, when the CP mode and Burst Mode have both been selected, the transmitter will issue DTMF signals with a burst and pause of 102 mS (typ) duration. This signal duration is twice that obtained from the DTMF transmitter, if DTMF Mode had been selected. Note that DTMF signals cannot be decoded when the CP mode of operation has been selected.
b2	IRQ	Interrupt Enable	A logic '1' enables the Interrupt Mode. When this mode is active and the DTMF Mode has been selected (b1 = 0), the $\overline{IRQ}/CP$ pin will pull to a logic '0' condition when either 1) a valid DTMF signal has been received and has been present for the guard time duration or 2) the transmitter is ready for more data (Burst Mode only).
b3	RSEL	Register Select	A logic '1' selects Control Register B on the next write cycle to the Control Register address. Subsequent write cycles to the Control Register are directed back to Control Register A.


#### **Table 5. Control Register A Description**

will determine which tone pair is to be generated (See Figure 5 for coding details). Data can only be written to the Transmit Data Register. Transceiver control is accomplished with two Control Registers (CRA and CRB) which occupy the same address space. A write operation to CRB can be executed by setting the appropriate bit in CRA. The following write operation to the same address will then be directed to CRB and subsequent write cycles will then be directed back to CRA. Internal reset circuitry will clear the control registers on power-up; how-

ever, as a precautionary measure the initialization software should include a routine to clear the registers. Refer to Table 5 and Table 6 for details concerning the Control Registers. The IRQ/CP pin can be programmed such that it will provide an interrupt request signal upon validation of DTMF signals, or when the transmitter is ready for more data (Burst mode only). The IRQ/CP pin is configured as an open-drain output device and as such requires a pull-up resistor (See Figure 9).

#### Table 6. Control Register B Description

Bit	Name	Function	Description
ьо	BURST	Burst Mode	A logic '0' enables the Burst Mode. When this mode is selected, data corresponding to the desired DTMF tone pair can be written to the Transmit Data Register, resulting in a tone burst of a specific duration (See AC Characteristics). Subsequently, a pause of the same duration is induced. Immediately following the pause, the Status Register is updated indicating that the Transmit Data Register is ready for further instructions, and an interrupt will be generated if the Interrupt Mode has been enabled. Additionally, if Call Progress (CP) Mode has been enabled, the burst and pause duration is increased by a factor of two. When the Burst Mode is not selected (logic '1') tone bursts of any desired duration may be generated.
b1	TEST	Test Mode	By enabling the Test Mode (logic '1') the $\overline{IRQ}/CP$ pin will present the delayed steering (inverted) signal from the DTMF receiver. Refer to General Transceiver Timing (b3 waveform) for details concerning the output waveform. DTMF Mode must be selected (CRA b1 = 0) before Test Mode can be implemented.
b2	S/D	Single/Dual Tone Generation	A logic '0' will allow Dual Tone Multi-Frequency signals to be produced. If single- tone generation is enabled (logic '1'), either row or column tones (low-group or high- group) can be generated depending on the state of b3 in Control Register B.
b3	C/R	Column/Row Tones	When used in conjunction with b2 (above) the transmitter can be made to generate single-row or single-column frequencies. A logic '0' will select row frequencies and a logic '1' will select column frequencies.





513

#### Table 7. Status Register Description

Bit	Name	Status Flag Set	Status Flag Cleared	
b0	IRQ	Interrupt has occurred. Bit one (b1) and/or bit two (b2) is set.	Interrupt is inactive. Cleared after Status Register is read.	
b1	Transmit Data Register Empty (Burst Mode Only)	Pause duration has terminated and transmitter is ready for new data.	Cleared after Status Register is read or when in Non-Burst Mode.	
b2	Receive Data Register Full	Valid data is in the Receive Data Register.	Cleared after Status Register is read.	
b3	Delayed Steering	Set upon the valid detection of the absence of a DTMF signal.	Cleared upon the detection of a valid DTMF signal.	


#### **Pin Function Table**


57

Name	Description
IN+	Non-inverting op-amp input.
IN –	Inverting op-amp input.
GS	Gain Select. Gives access to output of front end differential amplifier for connection of feedback resistor.
VREF	Reference voltage output. Nominally VDD/2 is used to bias inputs at mid-rail (see application circuit).
Vss	Negative power supply input.
OSC1	DTMF clock/oscillator input.
OSC2	Clock output. A 3.5795 MHz crystal connected between OSC1 and OSC2 completes the internal oscillator circuit.
TONE	Dual Tone Multi-Frequency (DTMF) output.
R∕₩	Read/Write input. Controls the direction of data transfer to and from the microprocessor and the Receiver/ Transmitter. TTL compatible.
CS	Chip Select. TTL input ( $\overline{CS} = 0$ to select the chip).
RS0	Register select input. See register decode table. TTL compatible.

Name	Description
φ2	System clock input. TTL compatible.
ÎRQ/CP	Interrupt request to microprocessor (open-drain output). Also, when Call Progress (CP) Mode has been selected and Interrupt enabled the IRQ/CP pin will output a rectangular wave signal representative of the input signal applied at the input op-amp. The input signal must be within the bandwidth limits of the Call Progress filter. See Figure 6.
D0-D3	Microprocessor data bus. TTL compatible.
ESt	Early Steering output. Presents a logic high once the digital algorithm has detected a valid tone pair (signal condition). Any momentary loss of signal condition will cause ESt to return to a logic low.
StGT	Steering input/Guard Time output (bidirectional). A voltage greater than VTst detected at St causes the device to register the detected tone pair and update the output latch. A voltage less than VTst frees the device to accept a new tone pair. The GT output acts to reset the external steering time-constant; its state is a function of ESt and the voltage on St.
VDD	Positive power supply input.


#### **Pin Configuration**







#### **Ordering Information**







# G8912B

## **Microcircuits**

### **CMOS PCM Transmit/Receive Filters**


#### Features

- · Monolithic device includes both transmit and receive filters
- Compatible with Bell D3/D4 and CCITT G.712
- Transmit filter rejects 50/60Hz
- Receive filter includes Sin x/x correction
- External gain adjustment of both transmit and receive filters
- Direct interface with transformer or electronic 2-to-4 wire converters
- Low power consumption: 20mW typical without power amps 30mW typical with power amps 0.4mW typical standby
- · Anti-aliasing pre-filters on both transmit and receive filters
- Pin-for-pin compatible with Intel 2912

#### **General Description**

The GTE G8912B is a monolithic device containing both receive and transmit filters required for the analog termination of a PCM line or trunk. The transmit filter performs the 50/60 Hz power line frequency rejection and the antialiasing function needed for an 8KHz sampling system. The receive filter has a pre-filter to eliminate aliasable codec noise, a low pass transfer characteristic and provides the Sin x/x correction required after D/A signal conversion by a suitable codec.

The G8912B is fabricated using GTE double-poly CMOS technology. Switched capacitors are used for the filter design. The G8912B interfaces directly with an electronic or transformer 2-to-4 wire converter. When interfacing with an electronic converter, the on-chip power amplifiers may be deactivated, thus reducing power dissipation.



#### **Block Diagram**

#### Absolute Maximum Ratings: (Note 1)

Parameter	Symbol	Value	
VDD With Respect to Vss	Vdc	-0.3V to +14V	
Input/Output Voltages With Respect to Vss	Vdc	-0.3V to VDD	
All Output Currents	IDD/ISS	±50 mA	
Operating Temperature	TA	-40°C to +85°C	
Storage Temperature	Ts	-65°C to +150°C	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated values.

#### Notes:

1. Exceeding these ratings may result in permanent damage. Functional operation under these conditions is not implied.

#### DC and Operating Characteristics: GRDA = GRDD = 0V unless otherwise noted, VDD = +5V, VSS = -5V, TA = 0°C to 70°C

Parameter	Symbol	Min	Тур	Max	Units	Test Conditions
Operating Supply Voltages	Vss	-5.25	-5	-4.75	v	Ref. to GRDA
	VDD	4.75	5	5.25	v	
VDD Standby Current	IDDO		40	100	μA	PDWN = VDD
Vss Standby Current	Isso		10	100	μA	
VDD Operating Current	IDD1		2.0	4.0	mA	PWRI = Vss
Vss Operating Current	Iss1		2.0	4.0	mA	Power Amps Inactive
VDD2 Operating Current	IDD2		3.0	6.0	mA	With Power Amps
Vss2 Operating Current	ISS2		3.0	6.0	mA	(Outputs Unloaded)
Input Load Current, CLK	LIC	-10	1	+10	μA	VIN = 0 to VDD
Input Load Current, CLKS	ILIS	-10	1	+10	μA	VIN = VSS to VDD
Input Load Current, PDWN	ILIP	-100	-1	+100	μA	VIN = 0 to VDD
Input Low Voltage, CLK, PDWN	VIL	0		0.8	v	
Input Low Voltage, CLKS	VILS	Vss		Vss + 0.5	V.	
Input High Voltage, CLK, PDWN	Viн	2.2		Vņo	v	
Input High Voltage, CLKS	VIHS	VDD -0.5		VDD	v	1
Input Intermediate Voltage, CLKS	Viis	-1.0		1.0	v	1

#### **Transmit Filter Gain Setting Amplifier**

Input Leakage Current, VFxI + , VFxI-	Івхі	-100		100	nA	Vss < Vin < Vdd
Input Resistance, VFxI + , VFxI-	Rixi	10			ΜΩ	
Input Offset Voltage, VFxI + , VFxI-	Vosxi	-25		+ 25	mV	
Power Supply Rejection, GSx	PSRR1	50	70		dB	
Common Mode Rejection, VFxI + , VFxI-	CMRR	55	65		dB	$-2.5V \leq VIN \leq +2.5V$
DC Open Loop Voltage Gain, GSx	AVOL	60	70		dB	
Open Loop Unity Gain Bandwidth, GSx	fc		1.0		<ul> <li>MHz</li> </ul>	
Output Voltage Swing, GSx	Voxi	±2.5	±3.5		v	R∟ ≥ 10 KΩ
Load Capacitance, GSx	CLXI			50	pF	
Minimum Load Resistance, GSx	RLXI	10			κΩ	
Common-Mode Range, VFxI	Vсм	-2.5		+2.5	v	

#### Transmit Filter

Output Resistance, VFxO	Rox		1	3	Ω	
Output DC Offset, VFxO	Vosx	-150		+150	mV	VFxI + Connected to GRDA, Input Op Amp at unity gain
Power Supply Rejection of V <sub>DD</sub> at 1KHz VFxO	PSRR2	33	38		dB	
Power Supply Rejection of Vss at 1KHz VFxO	PSRR3	30	35		dB	
Load Capacitance, VFxO	CLX			50	pF	
Minimum Load Resistance	RLX	10			ΚΩ	
Output Voltage, 1KHz, VFxO	Vox	±3.2	±3.8		v	RL ≥ 10 KΩ

#### DC and Operating Characteristics (Cont'd):

#### **Receive Filter**

\_

Parameter	Symbol	Min	Тур	Max	Units	Test Conditions
Input Leakage Current, VFRI	lBR			100	nA	Vss < Vin < Vdd
Input Resistance, VFRI	Rin	10			MΩ	
Output Resistance, VFRO	Ror		5	7	Ω	
Output DC Offset, VFRO	Vosr	-150		+150	mV	VFRI Connected to GRDA
Power Supply Rejection of Vcc at 1KHz VFRO	PSRR4	35	40		dB	
Power Supply Rejection of VBB at 1 KHz, VFRO	PSRR₅	35	40		dB	
Load Capacitance, VFRO	CLR			50	pF	
Minimum Load Resistance, VFRO	RLR	10			ΚΩ	
Output Voltage Swing, VFRO	Vor	±3.2	±3.8		V	R∟ = 10KΩ
eceive Filter Driver Amplifiers						
Input Leakage Current, PWRI	IBRA			3	μΑ	Vss < VIN < VDD
Input Resistance, PWRI	Rira	10			ΜΩ	
Output Resistance, PWRO +, PWRO-	Rora		1	2	Ω	IOUT   < 5mA -3.0V < VOUT < 3.0V
Output DC Offset, PWRO +, PWRO-	Vosra	-50		+ 50	mV	PWRI Connected to GRDA
Load Capacitance, PWRO +, PWRO-	CLRA			100	pF	
Output Voltage Swing Across R∟, PWRO+, PWRO-, Single Ended Connection	VORA1	±3.2 ±2.9 ±2.5				$ \begin{array}{c c} \textbf{R} \textbf{L} = 10 K \Omega & \textbf{R} \textbf{L} & \textbf{Connected} \\ \hline \textbf{R} \textbf{L} = 600 \Omega & \textbf{to} & \textbf{GRDA} \\ \hline \textbf{R} \textbf{L} = 300 \Omega & \end{array} $
Differential Output Voltage Swing,		±6.4			v	RL = 20KΩ RL Connected
PWRO+, PWRO-, Balanced Output	VORA2	±5.8			V	RL = 1200Ω Between PWRO+ and PWRO
Connection		±5.0			V	RL = 600Ω

AC Characteristics: GRDA = GRDD = 0V unless otherwise noted, VDD = +5V, VSS = -5V, TA = 0°C to 70°C

Clock Input Frequency: CLK = 1.536MHz  $\pm$  0.1%, CLKS = Vss CLK = 1.544MHz  $\pm$  0.1%, CLKS = GRDD

Transmit Filter

 $CLK = 2.048MHz \pm 0.1\%$ , CLKS = VDD

Parameter	Symbol	Min	Тур	Max	Units	Test Conditions
Gain Relative to Gain at 1KHz	Grx					0dBmO Input Signal Gain Setting Op Amp at Unity Gain
Below 50Hz				-10	dB	
50Hz				-20	dB	
60Hz				-26	dB	
200Hz		-1.5		-0.125	dB	0dBmO Signal = 1.1 VRмs Input at VFxI +
300Hz to 3000Hz		-0.125		+0.125	dB	
3300Hz		-0.35		0.03	dB	
3400Hz		-0.8		-0.1	dB	
4000Hz				-14	dB	
4600Hz and Above				-32	dB	
Absolute Passband Gain at 1KHz, VFxO	GAX	2.9	3.0	3.1	dB	
Gain Variation with Temperature at 1KHz	GAXT		0.0004		dB∕°C	0dBmO Signal Level
Gain Variation with Supplies at 1KHz	GAXS		0.01		dB/V	0dBmO Signal Level, Supplies ± 5%
Cross Talk, Receive to Transmit, Measured at VFxO. 20 Log $\left[ \frac{VFxO}{VFRO} \right]$	CTRT		-85	-71	dB	VFRI = 2.20 VRMS; Freq. = 200Hz -3.4KHz; VFxI+, VFxI- Connected to GSx; GSx Connected through 10KΩ to GRDA
Total C Message Noise at Output, VFxO	Ncs1		6	11	dBrncO	Gain Setting Op Amp at Unity Gain
Total C Message Noise at Output, VFxO	NCX2		7	13	dBrncO	Gain Setting Op Amp at 20dB Gain

G8912B

## AC Characteristics: (Cont'd) Transmit Filter (cont.)

Parameter	Symbol	Min	Тур	Max	Units	Test Conditions
Differential Envelope Delay, VFxO 1KHz to 2.6KHz	DDX			70	μs	
Absolute Delay at 1KHz, VFxO	DAX			185	μs	
Single Frequency Distortion Products	DPx1		-55	-48	dB	0dBm Input Signal at 1KHz
Single Frequency Distortion Products at Maximum Signal Level of + 3dBmO at VFxO	DPx2		-50	-48	dB	Gain Setting Op Amp at 20dB Gain. The +3dBmO signal at VFxO is 2.26 VRMS
Gaintracking Relative to Gax	Gaxx	-0.1 -0.05 -0.1		+0.1 +0.05 +0.1	dB dB dB	Input Signal at 1KHz +3 to +2 dBmO +2 to -40 dBmO -40 to -50 dBmO
leceive Filter						
Gain Relative to Gain at 1KHz with Sin x/x Correction	GRR					0dBmO Input Signal
Below 200Hz				0.125	dB	0dBmO Signal ≅ 1.6 VRMsX
200Hz		-0.125		0.125	dB	$\left[ \sin \frac{\pi F}{2222} \right]$
300Hz to 3000Hz		-0.125		0.125	dB	$\begin{bmatrix} \frac{\sin \frac{\pi F}{8000}}{\pi F} \end{bmatrix}$
3300Hz		-0.35		0.03	dB	8000
3400Hz		-0.8		-0.1	dB	Input at VFRI
4000Hz				-14	dB	1
4600Hz and Above				-30	dB	1
Absolute Passband Gain at 1KHz, VFRO	GAR	-0.1	0	+0.1	dB	
Gain Variation with Temperature at 1KHz	GART		0.0004		dB∕°C	0dBmO Signal Level
Gain Variation with Supplies at 1KHz	Gars		0.01		dB/V	0dBmO Signal Level, Supplies ± 5%
Cross Talk, Transmit to Receive, Measured at VFnO	CTTR		-80	-71	dB	VFxO = 2.26 VRMS, Freq. = 300Hz -3.4KHz, VFRI Connected to GRDA
Total C Messages Noise at Output, VFRO	NCR		5	8	dBrncO	VFRO Output or PWRO+ and PWRO- Connected with Unity Gain
Differential Envelope Delay, VFRO 1KHz to 2.6KHz	DDR			85	μs	
Absolute Delay at 1KHz VFRO	DAR			110	μs	
Single Frequency Distortion Products	DPR1		-55	-48	dB	0dBm Input Signal at 1KHz
Single Frequency Distortion Products at Maximum Signal Level of + 3dBmO at VFRO	DPR2		-50	-48	dB	+3dBmO Signal Level of 2.26 VRMS, 1KHz Output at VFRO
Gaintracking Relative to GAR	GARR	-0.1 -0.05 -0.1		+0.1 +0.05 +0.1	dB dB dB	Input Signal at 1KHz +3 to +2 dBmO +2 to -40 dBmO -40 to -55 dBmO

## **Functional Description**

## **Transmit Filter Input Stage**

The input stage provides gain adjustment in the passband. The input operational amplifier has a common mode range of  $\pm$ 3.2 volts, a DC offset of less than 25mV, a voltage gain of typically 2000 and a unity gain bandwidth of 1.0 MHz. It can be connected to provide a gain of 20dB without degrading the noise performance of the filter. The load impedance connected to the amplifier output must be greater than 10K\Omega. The input signal on lead VFxI + can be either AC or DC coupled. The input op Amp can also be used in the inverting mode or differential amplifier mode. The remaining portion of the transmit filter provides a gain of + 3dB in the pass band.




Fig. 1 Transmit Filter Gain Adjustment

## 50 Hz/60Hz Notch—Transmit Filter

The transmit filter has a notch section to reject 50Hz and 60Hz components of the input signal. A minimum attenuation of 26dB is provided at 60Hz. At 50Hz, the minimum attenuation is 20dB. The gain at 200Hz is between -0.125dB and -1.5dB. (All gain figures are relative to the gain at 1KHz.)


An active RC low pass anti-aliasing filter is included on chip immediately in front of the 50Hz/60Hz notch section. This filter provides greater than 35dB attenuation at 64KHz. As a result no external anti-aliasing components are required to provide the necessary anti-aliasing function for the switched capacitor sections of the transmit filter which operate at an internal sampling rate of 128KHz.

#### **Transmit Filter Transfer Characteristics**

The transmit section of filter provides a passband flatness and stopband attenuation which exceeds the Bell D3 and D4 specifications and the CCITT G.712 recommendations. The transmit filter transfer characteristics and specifications are shown in Fig. 2.

## Transmit Filter Output Stage

The voltage range of the output signal on the VFxO lead is  $\pm 3.2$  volts. The DC offset is less than 150mV. The output stage includes an active RC post-filter to attenuate clock noise.



## Fig. 2 Transmit Filter Transfer Characteristics

#### **Receive Filter Anti-Aliasing Prefilter**

An active RC low pass anti-aliasing filter is included on chip immediately preceding the receive filter section. This filter provides greater than 32dB rejection at 255KHz which is 1KHz below the receive filter effective sampling rate of 256KHz. This filter removes out-of-band noise generated by the codec which can be aliased in band by the filter. This results in significantly reduced harmonic distortion in the receive channel.

#### **Receive Filter Transfer Characteristics**

The receive section of the filter provides a passband flatness and stopband rejection which exceeds the Bell D3/D4 specifications and the CCITT G.712 recommendations, when used with a decoder which contains a sample/hold amplifier at its output. The filter contains the required compensation for the Sin x/x response of such decoders. The receive filter transfer characteristics and specifications, including the Sin x/x response of the decoder are shown in Fig. 3.


#### **Receive Filter Output**

The VFRO lead is capable of driving high impedance electronic hybrids. The gain of the receive section from VFRI TO VFRO is:  $\begin{bmatrix} \pi f \end{bmatrix}$ 

-50

100Hz

8000  $\pi f$ Sin 8000 +2 +2 TYPICAL FILTER TRANSFER FUNCTION +1 .125dB +.125dB +.125dB 3000Hz EXPANDED 200Hz 300Hz +.03dB 3300Hz 0 0 1db .125dB 200Hz 3400Hz 3000Hz 125dB 300Hz 3300Hz 3400Hz .8dB GAIN RELATIVE TO GAIN AT 1KHz(dB) С TYPICAL FILTER TRANSFER FUNCTION WHEN MULTIPLIED -10 -10 14dB 4000Hz -20 -20 Sin 8000 -304B 4600Hz - 30 -30 WHICH IS THE Sin X OUTPUT RESPONSE OF INDUSTRY CODECS -40 -40 WHERE X = 8000



1KHz

which when multiplied by the output response of a suitable Codec results in a OdB gain in the passband. The filter gain can be adjusted downward by a resistor voltage divider connected as shown in Fig. 4. The total resistive load RT on VFRO should not be less than 10K  $\Omega$ . The output stage includes an active RC post filter to attenuate clock noise.


#### **Receive Filter Output Driver Amplifier Stage**

A balanced power amplifier is provided in order to drive lowimpedance loads in a bridged configuration. The receive filter output VFRO is connected through gain setting resistors R1 and R2 to the amplifier input PWRI. The series combination of Rs and the hybrid transformer must present a minimum AC load resistance of  $600\Omega$  to the amplifier in the bridged configuration. A typical connection of the output driver amplifiers is shown in Fig. 5. These amplifiers can also be used with loads connected to ground.

When the power amplifier is not needed it may be deactivated to save power. This is accomplished by tying the PWRI pin to Vss.

-50

10KHz



## Fig. 4 Receive Filter Output Gain Adjustment

Fig. 5 Typical Connection of Output Driver Amplifier






Fig. 6 Typical Line Termination

## **Pin Function Table**

Name	Description							
V.FxI +	Analog input of the transmit filter from the 2 wire transmit output of a	2-to-4 wire converter						
VFxI-	Inverting input of the gain adjustment op. amp on the transmit filter	Inverting input of the gain adjustment op. amp on the transmit filter						
GSX	Op. amp output used for gain setting of the transmit filter							
VFrO	Analog output of the receive filter providing a direct interface to electronic	2-to-4 wire converter.						
PWRI	Input to the power driver amplifiers. When tied to Vss these amplifiers a	are powered down.						
PWRO+ PWRO-	Power amplifier outputs capable of directly driving transformer 2-to-4 wire converters.							
Vss	Negative supply voltage (-5V)							
VDD	Positive supply voltage (+5V)							
VFRI	Analog input of the receive filter.	_						
GRDD	Digital ground for internal clock generator.	Digital ground for internal clock generator.						
CLK	Clock input. High impedance input. TTL-compatible voltage levels.							
PDWN	Control input active high for the standby power down mode. Internal pu TTL-compatible voltage levels.	II up to 5V.						
CLKS	Clock frequency select. 1.536MHz CLK Input 1.544MHz 2.048MHz	Vss (–5V) CLKS Connection GRDD VDD (+5V)						
GRDA	Analog ground for receive and transmit filters. Not internally connected	to GRDD.						
VFxO	Analog output of transmit filter.							

## **Pin Configuration**





## **Ordering Information**

Description		<u>G</u> _8	912B	₽
C-Special (	G—Standard			
Product Ident	ification Number			
Package				
P—Plastic C—Ceramic D—Cerdip	E—Leaded Chip Carrier L—Leadless Chip Carrier X—Dice			
Temperature/	Processing			
	to +70° C, ± 5% P.S. Tol. to +85° C, ± 5% P.S. Tol.			

# **4** Applications



**Microcircuits** 



# Application Note

G65SC00 Microprocessor

# **Microcircuits**

## **GTE CMOS Brings New Life to 6500-Series Microprocessors**

## Introduction

GTE Microcircuits' CMOS family of G65SC00 microprocessors is not only pin compatible with NMOS versions currently available, but these new CMOS devices also offer several hardware and software enhancements that are not available in the older NMOS designs.

**EXAMPLE**—Low power consumption with significant new hardware and software features for ease of design and increased application flexibility.

GTE's CMOS process provides increased noise immunity, a wider operating voltage range, and a higher speed-to-power ratio. Furthermore, relaxed access time requirements allow a choice of either higher operating frequency or the use of slower memories and peripherals in existing systems.

**EXAMPLE**—Compatibility with NMOS versions.

GTE's G65SC00 microprocessor family provides an immediate system power savings when replacing the old NMOS processor. This feature may also lead to longer battery life, higher reliability, and greater immunity to transient-induced malfunctions.

**EXAMPLE**—GTE's new family members provide increased design flexibility.

New designs or simple modifications to existing designs can now take advantage of several hardware and software enhancements, such as:

- The on-chip oscillator and clock divider reduces the number of external oscillator components.
- The new Bus Enable input signal may eliminate the need for external address buffers, since the address bus can now be switched off internally.
- The enhanced functionality of the Ready input signal allows greater flexibility in the selection of memory and peripheral components.
- The new G65SC00 CMOS microprocessors are available in leadless chip carrier packages as well as dice, thus providing new system packaging options.

## Hardware Improvements Save External Circuitry

Hardware improvements include:

An on-chip oscillator that requires no external active components—A crystal or R-C timing circuit are the only external components needed with the internal clock oscillator.

A single input clock that replaces two non-overlapping clock inputs—GTE's G65SC12 through G65SC15 circuits use only one clock phase when using an external clock generator.

The use of a slow RAM with a modified RDY input signal— GTE's CMOS processor can be halted during a write cycle due to an enhanced Ready input function. NMOS processors can only be stopped during a read cycle. This improvement enables the use of memories or peripherals which require an extended write cycle.

The use of slower memory and peripherals without extending the cycle time—Internal timing changes have significantly reduced the address setup delay, thus leaving a greater portion of the memory cycle for external data access.

**Input pull-up resistors are no longer required**—All input-only control signals have internal resistor pull-up devices connected to the positive supply. Unused or "wire-OR" inputs do not require external resistors.

Simple R-C circuit may be used with improved Reset input— The Reset input circuit has a Schmitt Trigger circuit to increase noise immunity and provide a positive reset function with a slowly varying signal. A simple resistor and capacitor circuit can be used as a reliable power-on-reset function.

## An Enhanced Instruction Set Reduces Those Elusive Software Bugs

Software bugs and their solutions are as follows:

Invalid addresses—With the NMOS processor, an invalid memory location is read when the processor evaluates an indexed or relative address that crosses a page boundary. As an example, this problem will arise in systems using FIAs where reading the peripheral register resets the interrupt flags. If the read is unintentional, the interrupt condition may be ignored. Solution—To overcome this problem, GTE's G65SC00 Series CMOS microprocessor replaces the invalid address with a read of the last instruction byte. Figures 1 and 2 show this difference for both indexed and relative addressing.

Wrong jump address—When using the NMOS processor, an incorrect address is calculated by the Jump Indirect instruction if the low byte of the operand is FF hexadecimal. Most assemblers and loaders cannot check for this condition, so the error remains undetected until run time. Since the problem is "data dependent", the effects may be intermittent. Solution—This problem is corrected in the G65SC00 CMOS design by using an additional cycle to properly evaluate the effective address. Figure 3 illustrates the difference between the NMOS and CMOS processors for this instruction.

Undefined opcodes—With the NMOS processor, when a system "glitch" occurs and the microprocessor executes an undefined opcode, the results are always unpredictable. Recovery from this situation may require a system hardware reset, since the NMOS processor may not respond to a Non-Maskable interuupt. Data may be lost unnecessarily when only a software restart is required. **Solution**—GTE's CMOS processor defines all unused opcodes as No Operation, and a Non-Maskable interrupt is always recognized. Furthermore, the Reset signal functions the same as an interrupt, thus writing the program counter and status register in the stack before loading the Reset vector. This reset sequence is shown in Figure 4.

**Invalid data**—During a read-modify-write instruction (shift, rotate, increment, decrement), the previous data is always written to the effective address one cycle before writing the modified data. **Solution**—To prevent invalid data, GTE's CMOS processor substitutes another read cycle at the effective address. These instructions use one less cycle in the indexed addressing mode if a page boundary is not crossed. These differences are illustrated in Figure 5.

Invalid flags—The Z (Zero) and N (Negative) flags in the NMOS processor status register are not valid after a decimal add or subtract instruction. The Z Flag cannot be used to test for a zero result, and an extra instruction must be inserted to properly set the flag for testing. **Solution**—Within the CMOS processor, decimal add and subtract instructions use an extra "decimal adjust" cycle to set the Z and N flags using the same rules as in binary operations. Figure 6 shows the flag settings in both processors.

Undefined decimal mode—After reset, the NMOS processor status register Decimal Mode Bit is undefined. If a system uses interrupts and both decimal and binary modes, instructions must be used to initialize this mode after reset and in each interrupt servicing routine. **Solution**—GTE's CMOS processor treats this bit like the Interrupt Disable Bit, initializing to the binary mode during reset, during the Break instruction, and when servicing interrupts.

Unserviced interrupts—If an unmasked interrupt occurs during execution of a Break instruction, the interrupt is serviced and the Break instruction is ignored. Also, the program counter is not incremented on the stack, so the next Return From Interrupt instruction resumes execution at the byte following the Break opcode. Since the Break instruction normally skips this byte, the error also results in execution of an unforeseen instruction. Solution—The GTE CMOS processor completes the Break instruction before servicing the interrupt.

#### Additional OpCodes Reduce Program Size

New zero page indirect addressing mode—All arithmetic (ADC, AND, CMP, EOR, SBC) instructions have a zero page indirect addressing mode. The second instruction byte specifies the zero page memory word that contains the effective address. Figure 7 describes the bus status at each cycle for this new addressing mode.

Test and modify memory—The Test and Reset Bit (TRB) and the Test and Set Bit (TSB) instructions modify memory based on bits cleared or set in the accumulator. Both absolute and zero page addressing modes are available. The Z flag indicates the result of the accumulator "ANDed" with memory. Furthermore, the Memory Lock output signal is active during these instructions, thus allowing multiprocessor systems to operate with simplified bus arbitration. These read-modifywrite instructions have the same cycle description as shown in Figure 5.

Unconditional branch—By using the relative addressing mode, the Branch Always (BRA) instruction saves program memory space compared to the Jump instruction. Refer to Figure 2 for the cycle description of this instruction.

Direct transfers between stack and index registers—Stack pushes and pulls for both index registers (PHX, PHY, PLX, PLY) not only reduce program memory space, but also reduce execution time. The bus cycles for these instructions are the same as the stack pushes and pulls for the accumulator and status registers.

Indexed indirect jump—This instruction facilitates the "computed go to" in high level language programs. Figure 8 shows the cycles used for this instruction.

Direct memory clear—The Store Zero (STZ) instruction clears memory without affecting register contents. Four addressing modes are available. The STZ instruction uses the same bus cycles as the STA instruction.

## Other G65SC00 Series Advantages

4-X clock reduces crystal cost, boosts available access time— The divide-by-four circuit permits use of a higher frequency crystal. This means the widely used TV color burst crystal can be connected to the oscillator pins. The quadrature clock signals give an indication of a valid address earlier in the memory cycle, thus allowing an increase in access time available to the memory system.

Bus Enable signal reduces complexity in DMA applications— Address and data buffers may not be necessary in multiprocessor and Direct Memory Access (DMA) systems. The Bus Enable signal isolates both the address and data lines when the bus is controlled by another device.

Memory Lock signal is a must in multiprocessor systems— The Memory Lock output signal can be used in a multiprocessor system to ensure the integrity of read-modify-write instructions. During the time that Memory Lock is active, other processors are prohibited from accessing the shared memory area.

#### Explanation of Program Trace Column Headings

Program trace figures and listings within this Application Note provide a record of microprocessor activity during program execution. The state of address, data, and control signals is captured for each clock cycle.

## **Column Headings**

**FRAME**—Represents the sequence number of the trace step in hexadecimal. The sequence is 0 to 7FF.

**IFADDR**—Represents the hexadecimal value on the address bus during an instruction fetch cycle.

ADDRESS—Represents the hexadecimal value on the address bus.

**DATA**—Represents the hexadecimal value on the data bus. **STATUS**—Represents the type of processor activity:

- R-memory read cycle (R/W = 1, SYNC = 0)
- S—instruction fetch cycle (R/W = 1, SYNC = 1)
- W-memory write cycle (R/W = 0, SYNC = 0)

**MNEMONIC CODE**—The value on the data bus during an instruction fetch cycle is translated into the assembly language mnemonic with the appropriate addressing mode.

	(a.)	NMOS processor							
FRAME 0005 0006 0007 0008 0009	IFADDR F885	ADDRESS DATA STATUS F885 BD S F886 47 R F887 F7 R F707 40 R - Invalid Address F807 AA R							
	(b.)	CMOS processor							
FRAME 0005 0006 0007 0008 0009	IFADDR F885	ADDRESS DATA STATUS F885 BD S F886 47 R F887 F7 R F887 F7 R F887 F7 R - Read Last Instruction Byte F807 AA R							
	Figure 1. Trace of LDA \$F747, X (X = \$CO)								
	(a.)	NMOS processor							

F RAME 000A 000B 000C 000D	IFADDR F888	ADDRESS F888 F889 F88A F804	DATA DO 7A 6C 4C	STATUS S R R R - Invalid Address
	(Ь.)	CMOS pro	ocesso	r
F RAME 000A 000B 000C 000D	IFADDR F888	ADDRESS F888 F889 F88A F88A	DATA DO 7A 6C 6C	STATUS S R R R - Read Last Instruction Byte

Figure 2. Trace of BNE \$F904

(a.) NMOS processor

FRAME 0011 0012 0013 0014 0015 0016	IFADDR F88A F901 (b.)	ADDRESS F88A F88B F88C F8FF F800 F901 CMOS pro	6C FF F8 01 F9 4C	STATUS S R R R R - Wrong Indirect Address S - Wrong Next Instruction or
FRAME 0011 0012 0013 0014 0015 0016 0017	IFADDR F88A F801	ADDRESS F88A F88B F88C F88C F8FF F900 F801	DATA 6C FF F8 F8 01 F8 4C	STATUS S R R R - Extra Cycle R R - Correct Indirect Address S - Correct Next Instruction

Figure 3. Trace of JMP (\$F8FF)

c1 ( 3

(a.)	NMOS	processor
------	------	-----------

FRAME	IFADDR	ADDRESS	DATA	STATUS	RES	
07F2		0000	00	R	0	
07F3		0000	00	R	0	
07F4		0000	00	R	1	
07F5		0000	00	R	1	
07F6	0000	0000	00	S	1 -	Start Reset Sequence
07F7		0000	00	R	1	
07F8		01FF	00	R	1	
07F9		01FE	66	R	1	
07FA		O1FD	00	R	1	
07FB		FFFC	00	R	1	Read PCL
07FC		FFFD	F8	R	1 -	Read PCH
07FD	F800	F800	88 A	S	1 -	First Instruction
	( - )	CMOC				

(b.) CMOS processor

FRAME	IFADDR	ADDRESS	DATA	STATUS	RES	
07F3		F805	F8	R	0	
07F4		F805	F8	R	0	
07F5		F805	F8	R	1	
07F6	F805	F805	F8	S	1 -	Start Reset Sequence
07F7		F805	F8	R	1	Write to Stack:
07F8		01FF	F8	W	1 -	PCH
07F9		01FE	05	W	1 -	PCL
07FA		O1FD	A4	W	1 -	Status
07FB		FFFC	00	R	1 -	Read PCL
07FC		FFFD	F8	R	1 -	Read PCH
07FD	F800	F800	A2	S	1 -	First Instruction

Figure 4. Reset Sequence

4-4

(a.) NMOS processor

FRAME IFADDR 001C F88D 001D 001E F88F 001F 0020 0021 0022 0023 0024 0025 F892 0026 0027 F894 0028 0028 0028 0028 0022	ADDRESS         DATA           F88D         A2           F88E         CO           F88F         SE           F890         47           F891         F7           F707         40           F807         AA           F807         AA           F807         AA           F807         A2           F893         O0           F894         3E           F895         07           F896         F8           F807         55           F807         55	STATUS S - LDX #\$CO R S - LSR \$F747, X R R W - Write Previous Data W S - LDX #\$OO R S - ROL \$F807, X R R R W - Write Previous Data W
(Ь.)	CMOS process	or
FRAME IFADDR 001A F88D 001B 001C F88F 001D 001E 0020 0021 0022 F892 0023 F892 0024 0025 F894 0026 0027 0028 0029 0024	ADDRESS DATA F88D A2 F88E CO F88F 5E F890 47 F891 F7 F891 F7 F891 F7 F807 AA F807 AA F807 AA F807 AA F807 A2 F893 00 F894 3E F895 07 F896 F8 F897 55 F807 AA	STATUS S - LDX #\$CO R $S - LSR $F747, XRRR - Reread DataWS - LDX #$OORS - LDX #$OORS - ROL $F807, XRRRRR - Reread Data (one less cycle)W$

Figure 5. Trace of Read-Modify-Write Instructions

51(3

FRAME       IFADDR       ADDRESS       DATA       STATUS         002E       F897       F8       S       SED         002F       F898       18       R         0030       F898       F898       18       S       CLC         0031       F899       A9       R       D032       F899       F899       A9       R         0032       F899       F899       A9       R       D033       F89A       99       R         0034       F89B       F89B       69       S       - LDA #\$97       (2 cycles)         0035       F89C       67       R       D036       F89D       D8       S       PHP         0037       F89E       18       R       D038       01FF       3F       W - Z       Flag       =1
002E       F897       F8       S       - SED         002F       F898       18       R         0030       F898       F898       18       S       - CLC         0031       F899       A9       R       -       -       -         0032       F899       F899       A9       R       -       -       -       -         0032       F899       F899       A9       R       -
OO2F       F898       18       R         OO3O       F898       F898       18       S       - CLC         OO31       F899       A9       R         OO32       F899       F899       A9       S       - LDA #\$99         OO33       F89A       99       R       -       -       -         OO34       F89B       F89B       69       S       - ADC #\$67       (2 cycles)         OO35       F89C       67       R         OO36       F89D       F89D       08       S       - PHP         OO37       F89E       18       R       -
0030       F898       F898       18       S       - CLC         0031       F899       A9       R         0032       F899       F899       A9       S       - LDA #\$99         0033       F89A       99       R       -       - CC       - CC         0034       F89B       F89B       69       S       - ADC #\$67       (2 cycles)         0035       F89C       67       R       -       - CC       - CC       - CC         0036       F89D       F89D       08       S       - PHP       -       - CC       -         0037       F89E       18       R       -       -       -       -       -
0031     F899     A9     R       0032     F899     F899     A9     S     - LDA #\$99       0033     F89A     99     R       0034     F89B     F89B     69     S     - ADC #\$67 (2 cycles)       0035     F89C     67     R       0036     F89D     F89D     08     S     - PHP       0037     F89E     18     R
D033     F89A     99     R       D034     F89B     F89B     69     S - ADC #\$67 (2 cycles)       D035     F89C     67     R       D036     F89D     F89D     08     S - PHP       D037     F89E     18     R
0033     F89A     99     R       0034     F89B     F89B     69     S - ADC #\$67 (2 cycles)       0035     F89C     67     R       0036     F89D     F89D     08     S - PHP       0037     F89E     18     R
0035 F89C 67 R 0036 F89D F89D 08 S - PHP 0037 F89E 18 R
0035 F89C 67 R 0036 F89D F89D 08 S - PHP 0037 F89E 18 R
0037 F89E 18 R
$0038 \qquad 01EE 3E W = 7 Elan - 1$
0039 F89E F89E 18 S - CLC
003A F89F A9 R
003B F89F F89F A9 S - LDA #\$99
003C F8A0 99 R
003D F8A1 F8A1 69 S - ADC #\$01 (2 cycles
003E F8A2 01 R
003F F8A3 F8A3 08 S - PHP
0040 F8A4 10 R
0041 01FE BD W - N Flag=1, Z Flag=0
(b.) CMOS processor
FRAME IFADDR ADDRESS DATA STATUS
FRAME IFADDR ADDRESS DATA STATUS DD2B F897 F897 F8 S - SED
FRAME IFADDR ADDRESS DATA STATUS DO2B F897 F897 F8 S - SED DO2C F898 18 R
FRAME IFADDR ADDRESS DATA STATUS 0028 F897 F897 F8 S - SED 002C F898 18 R 002D F898 F898 18 S - CLC
FRAME         IFADDR         ADDRESS         DATA         STATUS           002B         F897         F897         F8         S         SED           002C         F898         18         R           002D         F898         18         S         CLC           002E         F899         A9         R
FRAME         IFADDR         ADDRESS         DATA         STATUS           002B         F897         F897         F8         S         - SED           002C         F898         18         R           002D         F898         18         S         - CLC           002E         F899         A9         R
FRAME       IFADDR       ADDRESS       DATA       STATUS         D02B       F897       F897       F8       S       SED         D02C       F898       18       R         D02D       F898       18       S       CLC         D02E       F899       A9       R         D02F       F899       A9       S       LDA       #\$99         D030       F89A       99       R       S
FRAME       IFADDR       ADDRESS       DATA       STATUS         D02B       F897       F897       F8       S       SED         D02C       F898       18       R         D02D       F898       F898       18       S         D02D       F898       F898       18       S       CLC         D02E       F899       A9       R       D02F       F899       A9       S       LDA       #\$99         D030       F89A       99       R       E
FRAME IFADDR ADDRESS DATA STATUS         D02B       F897       F897       F8       S       SED         D02C       F898       18       R         D02D       F898       18       S       CLC         D02E       F899       A9       R         D02E       F899       A9       R         D02E       F899       A9       R         D02E       F899       A9       R         D030       F89A       99       R         D031       F89B       F89B       69       S
FRAME       IFADDR       ADDRESS       DATA       STATUS         DD2B       F897       F897       F8       S       SED         DD2C       F898       18       R       D02D       F898       F898       F8         DD2D       F898       F898       18       S       CLC       D02E       F899       A9       R         DD2E       F899       A9       R       D030       F898       A9       S       LDA       #\$99         D030       F89A       99       R       D031       F89B       F89B       69       S       ADC       #\$67       (3 cycles)         D032       F89C       67       R       ADD       ADD       ADD       ADD
FRAME       IFADDR       ADDRESS       DATA       STATUS         D02B       F897       F897       F8       S       SED         D02C       F898       18       R         D02D       F898       F897       F8       S       CLC         D02E       F898       A9       R       D02E       F899       A9       R         D02E       F899       A9       S       LDA       #\$99       D030       F89A       99       R         D031       F89B       F89B       69       S       ADC       #\$67       (3 cycles)         D032       F89B       F89D       08       R       S       S       S       S
FRAME       IFADDR       ADDRESS       DATA       STATUS         D02B       F897       F897       F8       S       SED         D02C       F898       18       R         D02D       F898       F898       18       S       CLC         D02E       F899       A9       R       D02F       F899       F899       A9       S         D02F       F899       F899       A9       S       LDA       #\$99         D030       F898       69       S       ADC       #\$67       (3 cycles)         D031       F898       F896       67       R       G032       F890       08       R         D033       F89D       08       S       PHP       F89D       F89D       F89D       F89D       F89D
FRAME       IFADDR       ADDRESS       DATA       STATUS         OD2B       F897       F897       F8       S       SED         OD2C       F898       18       R         OD2D       F898       F898       18       S       CLC         OD2E       F899       A9       R       DO2F       F899       F899       A9       S       LDA       #\$99         OD3C       F898       F898       69       S       ADC       #\$67       (3 cycles)         OD32       F898       F898       69       S       ADC       #\$67       (3 cycles)         OD33       F898       F890       O8       R       O033       F8910       O8       R         OD34       F890       F892       18       R       HP       O035       F89E       18       R
FRAME       IFADDR       ADDRESS       DATA       STATUS         D02B       F897       F897       F8       S       SED         D02C       F898       18       R         D02D       F898       18       S       CLC         D02E       F899       A9       R         D02F       F899       A9       S       LDA       #\$99         D030       F89A       99       R       D031       F89B       F89E       69       S       ADC       #\$67       (3 cycles)         D032       F89C       67       R       ADC       #\$67       (3 cycles)         D033       F89D       D8       R       ADC       #\$67       (3 cycles)         D034       F89D       D8       R       ADC       #\$67       (3 cycles)         D035       F89D       D8       S       PHP         D035       F89D       D8       S       PHP         D036       D1FF       3D       W       Z       Flag=0
FRAME       IFADDR       ADDRESS       DATA       STATUS         D02B       F897       F897       F8       S       SED         D02C       F898       18       R         D02D       F898       18       S       CLC         D02E       F899       A9       R         D02F       F899       A9       S       LDA       #\$99         D030       F894       99       R       D031       F898       F898       69       S       ADC       #\$67       (3 cycles)         D031       F898       F898       69       S       ADC       #\$67       (3 cycles)         D032       F89D       08       S       PHP         D033       F89D       08       S       PHP         0034       F89D       F89E       18       R         0036       01FF       3D       W       Z       Flag=0         0037       F89E       F89E       18       S       CLC
FRAME       IFADDR       ADDRESS       DATA       STATUS         D02B       F897       F897       F8       S       SED         D02C       F898       18       R       R         D02D       F898       F898       18       S       CLC         D02E       F899       A9       R       R         D02F       F899       F899       A9       R         D020       F898       F899       A9       R         D02E       F899       A9       R         D020       F899       F899       A9       R         D021       F899       F899       A9       R         D030       F898       69       S       LDA       #\$99         D031       F89B       F89B       69       S       ADC       #\$67       (3 cycles)         D032       F89E       F89D       08       R       DO25       F89E       18       C       DC4         D033       F89D       08       S       PHP       D035       F89E       18       S       CLC         D034       F89E       18       S       CLC       D03       D03
FRAME       IFADDR       ADDRESS       DATA       STATUS         D02B       F897       F897       F8       S       SED         D02C       F898       18       R         D02D       F898       F897       A9       R         D02E       F899       A9       R         D02F       F899       A9       R         D02F       F899       F899       A9       R         D030       F898       69       S       LDA       #\$99         D031       F898       F898       69       S       ADC       #\$67       (3 cycles)         D031       F898       F898       69       S       ADC       #\$67       (3 cycles)         D031       F898       F891       08       S       PHP         D033       F891       08       S       PHP         D035       F89E       18       R       Cucles         D036       O1FF       3D       W       Z       F1ag=0         D037       F89E       F89E       18       S       Cucle         D038       F89F       F89       R       Cucle       Gucle      <
FRAME       IFADDR       ADDRESS       DATA       STATUS         D02B       F897       F897       F8       S       SED         D02C       F898       18       R         D02D       F898       18       R         D02E       F899       A9       R         D02F       F899       A9       S       LDA         D030       F894       99       R         D031       F898       F898       69       S       ADC         D032       F890       67       R       Garage         D031       F898       F898       69       S       ADC       #\$67       (3 cycles)         D032       F890       08       R       Garage       Garage       Garage       Garage         D033       F891       08       S       PHP       Garage       Garage
FRAME       IFADDR       ADDRESS       DATA       STATUS         D02B       F897       F897       F8       S       SED         D02C       F898       18       R          D02D       F898       18       R          D02E       F899       A9       R           D02F       F899       F899       A9       R          D030       F894       99       R           D031       F898       F898       69       S       - LDA #\$99         D032       F89B       F89B       69       S       - ADC #\$67       (3 cycles)         D033       F89D       08       S       - PHP           D034       F89D       F89E       18       R           D035       F89E       18       R            D036       D1FF       3D       W       Z       F1ag=0          D036       D1FF       3D       W       Z       F1ag=0          D037       F89F       F89F       A9       R
FRAME       IFADDR       ADDRESS       DATA       STATUS         D02B       F897       F897       F8       S       SED         D02C       F898       18       R       R         D02D       F898       18       S       CLC         D02E       F899       A9       R       R         D02F       F899       F899       A9       R         D030       F894       99       R       R         D031       F898       F898       69       S       ADC       #\$67       (3 cycles)         D032       F895       F89C       67       R       R       R       R         D033       F89D       O8       S       PHP       S       CLC       S       Cycles)         0034       F89D       F89E       18       R       R       R       R         0035       F89E       18       R       Cucc       R       R       R         0036       D1FF       3D       W       Z       F1ag=0       R       R         0037       F89E       F89F       A9       R       R       R       R       R       R<
FRAME       IFADDR       ADDRESS       DATA       STATUS         D02B       F897       F897       F8       S       SED         D02C       F898       18       R          D02D       F898       18       R          D02E       F899       A9       R           D02F       F899       F899       A9       R          D030       F894       99       R           D031       F898       F898       69       S       - LDA #\$99         D032       F89B       F89B       69       S       - ADC #\$67       (3 cycles)         D033       F89D       08       S       - PHP           D034       F89D       F89E       18       R           D035       F89E       18       R            D036       D1FF       3D       W       Z       F1ag=0          D036       D1FF       3D       W       Z       F1ag=0          D037       F89F       F89F       A9       R

(a.) NMOS processor

Figure 6. Trace of Decimal Add Instructions

4-6

## G65SC00 Ap Note

005F 0060 0061 0062	IFADDR F916	ADDRESS F916 F917 OOCO OOC1	12 CO O4 F8	S R R R	FRAME 0056 0057 0058 0059 0059	IFADDR F913	ADDRESS F913 F914 F915 F915 00C0	DATA 7C CO 00 00 04	STATUS S R R R R R	
0063	Florence 7	F804	40	R	0058		0001	F8	R	
Figure 7. Trace of ORA (\$CO)				F	•	ace of JMP ( = \$00)	sooco	<b>,,,</b> ,		

## Appendix A

## CMOS G65SC00 8-Bit Microprocessor Family

This assembly language program highlights the functional differences between the **old** 6500-Series and GTE's **new** CMOS G65SC00 family of microprocessors.

0012	0000	65C02 ON	
0013 0014	0000	***********	
0015	0000	*	
0016	0000	* *	
0017	0000	* *	
0018	0000	* *	
0019 0020	0000	*	
0021	0000	* Applications Engineering *	
0022	0000	* *	
0023	0000	* 2000 West 14th Street *	
0024 0025	0000 0000	* Tempe, Arizona 85281 *	
0025	0000	* Author: Peter L. Chapin *	
0027	0000	* Date: June, 1983 *	
0028	0000	* *	
0029 0030	0000 0000	4 4	
0031	0000	* *	
0032	0000	*	
0033	0000	****	
003 <b>4</b> 0035	0000 0000	* ITEST START	
0035	0000	*	
0037	0000	* Program Constants	
0038	0000	ZPG EQU \$CO PAGE ZERO ADDRESS	
0039	0000	IND EQU \$CO INDIRECT ADDRESS	
0040 0041	0000	IMM EQU \$AA IMMEDIATE DATA *	
0042	0000	^ ORG \$F800	
0043	0000 F9	DC I11%F97 HIGH BYTE FOR NMOS JMP(\$XXFF) TEST	
0044	0001 401500	JMPADR JMP NEXT RETURN FOR JMP(\$XXFF) TEST	
0045 0046	0004 4C4B00 0007 AA	JMPIND JMP NEXT2 RETURN FOR JMP(IND,X) TEST ABS DC II1/\$AA7 DATA FOR ABSOLUTE ADDRESSING MODES	
0040	0008	*	
0048	0008	0RG \$F880	
0049	0008	*	
0050	0008	***************************************	
0051 0052	0008 0008	* * * PROGRAM STARTS HERE *	
0053	0008	* *	
0054	0008	************	÷
0055 0056	0008 0008		
0058	0008	* INITIALIZATION RESET ENTRY	



CMOS				
	0008			
	000A	9A	TXS	
	000B		EJECT	
0061	000B		******************	*
	000B		*	
2063	000B		* An invalid memory location is read when the NMOS	
0064	000B		* processor evaluates an indexed address that	
0065	OOOB		* crosses a page boundary.	
2066	000B		*	
0067	000B		* The CMOS microprocessor replaces the invalid address	
8400	OOOB		* with a read of the last instruction byte.	
	000B		*	
0070	000B		***********	*
	000B		*	
	000B	A2C0	LDX #\$CO	
		BD47FF	LDA ABS-\$CO,X CMOS REREADS LAST BYTE	
0074	0010	221711	* NMOS READS "ABS" - \$100	
	0010		* NNOS KEHDS HDS - \$100	
	0010		*****	
				- 9
0077 0078	0010		* * An involid memory leasting is used that the NKCC	
			* An invalid memory location is read when the NMOS	
0079	0010		* processor lakes a relative branch across a	
0080	0010		* page boundary.	
0081	0010			
	0010		* The CMOS microprocessor reads the next opcode.	
0083	0010		*	
0084	0010		*****	1
0085	0010		*	
0086	0010	D027	BNE REL CMOS READS NEXT OPCODE TWICE	
0087	0012		* NMÜS READS NEXT OPCODE,	
0088	0012		* THEN "REL" - \$100	
0089	0012		*	
0090	0012		******	f-#
0091	0012		¥	
0092	0012		* An incorrect address is calculated by the NMOS	
0093	0012		* Jump Indirect instruction if the low byte of	
0094	0012		* the operand is FF hexadecimal.	
0095	0012		*	
0096	0012		* The CMOS design uses an additional cycle to properly	
0097	0012		<pre>* evaluate the effective address.</pre>	
0098	0012		*	
0099	0012		··	د،
0100	0012		***************************************	
0101		603400	BACK JMP (JMPOPR) CMOS PC = "JMPADR"	
	0012	803400		
0102			* NMOS PC = "WRONG"	
0103	0015		***************	63
0104	0015		*	
0105	0015		* During a read-modify-write instruction (shift, rotate,	
0106	0015		* increment, decrement), the NMOS processor writes	
0107	0015		* the current data, then the modified data in the	
0108	0015		* effective address.	
0108 0109	0015		*	
0110	0015		* The CMOS processor substitutes another read cycle	
	0015		* at the effective address.	
0112			*	
	0015		~ ^	¥

CMOS	DEMO				
	0015 A2C0	NEXT	LDX	#\$C0	
0116	0017 5E47FF		LSR	ABS-\$CO,	
	001A	*	-		NMOS WRITES \$AA AT "ABS"
	001A 001A	******	EJECT	*********	****
	001A	*	*****	*******	***************************************
0120	001A		less c	vele is (	used by the CMOS processor for *
0122	001A	*			rite instructions in the absolute *
0123	001A	*	index	ed addres	ssing mode if a page boundary is 👘 *
0124	001A	*	not c	rossed.	*
0125	001A 001A	*	*****	*******	* ************************************
0126 0127	001A	***************************************	*****	*******	*****
0128	001A A200		LDX	#\$00	
0129	001C 3E0700		ROL	ABS, X	CMOS = 6 CYCLES
0130	001F	*			NMOS = 7 CYCLES
0131 0132	001F 001F	******	*****		****
0132	001F	******	*****	*******	*****
0134	001F		N (Neg	ative) a	nd Z (Zero) flags in the NMOS *
0135	001F	*			not valid after a decimal add 🛛 🔹 *
0136	001F	*	or su	btract i	nstruction. *
0137	001F	* *	owen -		* uses an extra "decimal adjust"
0138 0139	001F 001F	* The *			uses an extra "decimal adjust" * ectly set the N and Z flags. *
0139	001F	*	cycre		ecory set the R and 2 frags. *
0141	001F				7 OF RESULT *
0142	001F		N FLA		7 OF RESULT OF DECIMAL OPERATION ON *
0143	001F 001F	*			WER NIBBLE AND BINARY OPERATION ON *
0144 0145	001F 001F	*		UP	PER NIBBLE *
0145	001F		Z FLA	G = 1 IF	RESULT IS ZERO *
0147	001F	* NMOS	Z FLA	G = 1 IF	BINARY RESULT IS ZERO *
0148	001F	*			*
0149	001F	*****	*****	******	*****
0150 0151	001F 001F F8	*	SED		
0152	0020 18		CLC		
0153	0021 A999		LDA	#\$99	
0154	0023 6967		ADC	#\$67	RESULT = $$66$ , CMOS Z = 0, 3 CYCLES
0155	0025	*	0.00		NMOS $Z = 1$ , 2 CYCLES
0156 0157	0025 08 0026	¥	PHP		
0158	0026 18	n	CLC		
0159	0027 A999		LDA	#\$99	
0160	0029 6901		ADC	#\$01	$RESULT = \$00, \ CMOS \ N = 0, \ Z = i,$
0161	002B	*			3 CYCLES
0162	002B	*			NMOS N = 1, Z = 0, 2 CYCLES
0163 0164	002B 002B 08	*	PHP		2 010200
0165	0020 00	*			
0166	0020	* THIS	S DIFFE	ERENCE CA	AN BE USED TO TEST THE PROCESSOR TYPE
0167	0020 1003		BPL	AROUND	
0168	002E	*	16450	×	END OF DECEMAR FOR MECC
0169 0170	002E 4C2E10 0031	8	JMP	*	END OF PROGRAM FOR NMOS
0170	0031 403000	AROUNI	) JMP	NEWTST	



	DEMO		EUEC	<del>r</del>		
0172 0173	0034 0034	*	EUEU	I		
0174	0034		ORG	\$F8FF		
0175	0034	*			ÜPER	RAND FOR JMP (\$XXFF)
0176	0034 01F8	JMPOPR	DC	A/\$F801		
0177	0036	*				
0178	0036 400100	WRONG	JMP	JMPADR	NMO:	S WILL EXECUTE THIS
0179	0039	*				
0180	0039 401200	REL	JMP	BACK		
0181	0030	*				
0182	003C	* SETUR	- IND)	IRECT ADD	RESS	FOR JMP (IND,X)
0183	003C A904	NEWTST		#\$04		
0184	003E 85C0		STA	ZPG		
0185	0040 A9F8		LDA	#\$F8		
0186	00 <b>4</b> 2 85Ci		STA	ZPG+i		
0187	0044 A200		LDX	#\$00		
0188	0046	¥				
0189	0046	*****	*****	******	****	****
0190	0046	¥.				
0191	0046	*	New	opcodes.		
0192	0046	¥				
0193	0046	*****	****	****	****	****
0194	0046	*				
0195	0046 8000		BRA	NEXT1		
0196	0048	*				
0197	0048 70000	NEXT1	JMP	(IND,X)		
0198	004B	¥				
0199	00 <b>4</b> B 12C0	NEXT2	ORA	(IND)		
0200	004D 32C0		AND	(IND)		
0201	004F 52C0		EOR	(IND)		
0202	0051 7200		ADC	(IND)		
0203	0053 9200		STA	(IND)		
0204	0055 B2C0		LDA	(IND)		
0205	0057 D2C0		CMP	(IND)		
0206	0059 F2C0		SBC	(IND)		
0207	005B	*				
0208	005B 04C0		TSB	ZPG		
0209	005D 14C0		TRB	ZPG		
0210	005F 34C0		BIT	ZPG, X		
0211	0061 6400		STZ	ZPG		
0212	0063 7400		STZ	ZPG, X		
0213	0065	*				
0214	0065 89AA		BIT	#IMM		
0215	0067	*				
0216	0067 1A		INC	A	OR	INA
0217	0068 3A		DEC	A	ÜR	DEA
0218	0069 5A		PHY			
0219	006A 7A		PLY			
0220	006B DA		PHX			
0221	006C FA		ΡLΧ			
~~~~	006D	¥.	19 m. 19 1	0.000		
0222	0060 000700		TSB	ABS		
0223	0070 (00000		TRB	ABS		
0223 0224	0070 100700		ALC: 10 100			
0223 0224 0225	0073 300700		BIT	ABS, X		
0223 0224 0225 0226	0073 3C0700 0076 9C0700	u.	BIT STZ	ABS, X ABS		
0223 0224 0225	0073 300700	¥				

\_

## CMOS DEMO

CINOS	DEMIO		
0229	0070	EJECT	
0230	007C	*******************	**
0231	0070	*	¥
0232	007C	* Unused opcodes - reserved for future 16- and 32-bit	¥
0233	0070	* processors.	¥
0234	007C	*	¥
0235	0070	***********	¥ ¥
0236	007C	*	
0237	0070	* 2 BYTE, 2 CYCLE	
0238	0070 020022	DC H70200 2200 4200 6200 8200 C200 E2007	
0239	008A	*	
0240	008A	* 1 BYTE, 1 CYCLE	
0241	008A 031323	DC H703 13 23 33 43 53 63 734	
0242	0092 8393A3	DC - H783 93 A3 B3 C3 D3 E3 F37	
0243	009A	*	
0244	009A 071727	DC HYO7 17 27 37 47 57 67 774	
0245	00A2 8797A7	DC H487 97 A7 B7 C7 D7 E7 F74	
0246	00AA	*	
0247	OOAA OB1B2B	DC HYOB 1B 2B 3B 4B 5B 6B 7B4	
0248	00B2 8B9BAB	DC H'8B 9B AB BB CB DB EB FB'	
0249	OOBA	*	
0250	OOBA OF1F2F	DC HYOF 1F 2F 3F 4F 5F 6F 7FY	
0251	00C2 8F9FAF	DC HY8F 9F AF BF CF DF EF FF4	
0252	00CA	*	
0253	00CA	* 2 BYTE, 3 CYCLE	
0254	00CA 4400	DC H/4400/	
0255	0000	*	
0256	0000	* 2 BYTE, 4 CYCLE	
0257	00CC 5400D4	DC H15400 D400 F4007	
0258	00D2	*	
0259	00D2	* 3 BYTE, 8 CYCLE	
0260	00D2 500000	DC H15C00007	
0261	00D5	*	
0262	00D5	* 3 BYTE, 4 CYCLE	
0263	00D5 DC0000	DC H/DC0000 FC0000/	
0264	OODB	*	
0265	OODB 4CDB10	JMP * END OF PROGRAM	
0266	OODE	*	
0267	OODE	ORG \$FFFC	
0268	00DE 0810	DC A/RESET/ RESET VECTOR	
0269	00E0	END	

Local Symbol Table

ABS	0007	AROUND	0031	BACK	0012	IMM	OOAA
IND NEWTST	0000 0030	JMPADR NEXT	0001 0015	JMPIND NEXT1	0004 0048	JMPOPR NEXT2	003 <b>4</b> 004B
REL	0030	RESET			0048	ZPG	00000

O macros expanded

## Appendix B

## Comparison of Program Instruction Trace—Old NMOS vs. New CMOS G65SC00 Microprocessors

## **Old NMOS Program Instruction Trace**

FRAME 0001 0003 0006 0011 0016 0019 0010 0010 0010 0025 0027	ADDRESS F882 F883 F885 F888 F904 F88A F901 F8801 F8801 F880 F887 F892 F894	DATA 9A A2 BD D0 4C 4C 4C 4C A2 52 S2 3E	MNEMO TXS LDX LDA BNE JMP JMP LDX LSR LDX ROL	N1C-CODE #CO F747, X F904 F88A (F8FF) F801 F801 F801 F805 #CO F747, X #00 F807, X	002E 0030 0032 0034 0036 0039 003B 003B 003F 0042 0042 0044 0047	F897 F898 F899 F898 F895 F895 F841 F843 F844 F844 F846 F846	F8 18 A9 69 08 18 A9 69 08 10 40 40	SED CLC LDA ADC PHP CLC LDA ADC PHP BPL JMP JMP	#99 #67 #99 #01 F8A9 F8A6 F8A6
-----------------------------------------------------------------------------------------------	-------------------------------------------------------------------------------------------------------------------	------------------------------------------------------------------------------	-----------------------------------------------------------------------------	--------------------------------------------------------------------------------------------------------------------------	------------------------------------------------------------------------------------------------------	----------------------------------------------------------------------------------------------	----------------------------------------------------------------------	----------------------------------------------------------------------------------	--------------------------------------------------

## New CMOS G65SC00 Program Instruction Trace

FRAME	ADDRESS	DATA	MNEMO	NIC-CODE	0083	F924	F2	SBC	(CO)
0001	F882	9A	TXS		0089	F926	04	TSB	CO
0003	F883	A2	LDX	#CO	008E	F928	14	TRB	co
0005	F885	BD	LDA	F747, X	0093	F92A	34	BIT	CO, X
000A	F888	DO	BNE	F904	0097	F92C	64	STZ	CO .
000E	F904	40	JMP	F88A	009A	F92E	74	STZ	CO, X
0011	F88A	6C	JMP	(F8FF)	009E	F930	89	BIT	#AA
0017	F801	<b>4</b> C	JMP	F88D	0040	F932	1A	INC	A
001A	F88D	A2	LDX	#CO	00A2	F933	ЗA	DEC	A
0010	F88F	5E	LSR	F747, X	00A4	F934	5A	PHY	
0023	F892	A2	LDX	#00	00A7	F935	7A	PLY	
0025	F894	ЗE	ROL	F807, X	OOAB	F936	DA	PHX	
002B	F897	F8	SED		OOAE	F937	FA	PLX	
002D	F898	18	CLC		00B2	F938	OC	TSB	F807
002F	F899	A9	LDA	#99	00B8	F93B	10	TRB	F807
0031	F89B	69	ADC	#67	OOBE	F93E	30	BIT	F307, X
0034 -	F89D	08	PHP		0002	F94i	·9C	STZ	F807
0037	F89E	18	CLC		0006	F944	9E	STZ	F807, X
0039	F89F	A9	LDA	#99	OOCB	F947	02	?	
003B	F8A1	69	ADC	<b>#</b> 01	OOCD	F949	22	?	
003E	F8A3	08	PHP		OOCF	F94B	42	? ?	
0041	F8A4	10	BPL	F8A9	00D1	F94D	62	?	
0044	F8A9	4C	JMP	F907	00D3	F94F	82	2	
0047	F907	A9	LDA	#04	00D5	F951	C2	á	
0049	F909	85	STA	CO	88B3	F353	<b>5</b> 3	- Ś	
004C	F90B	A9	LDA	#F8	OODA	F956	13	???????????????????????????????????????	
004E	F90D	85	STA	C1	OODB	F957	23	?	
0051	F90F	A2	LDX	#00	OODC	F958	33	?	
0053	F911	80	BRA	F913	OODD	F959	43	?	
0056	F913	7C	JMP	(OOCO, X)	OODE	F95A	53	?	
0050	F804	4C	JMP	F916	OODF	F95B	63	?	
005F 0064	F916	12	ORA	(CO)	00E0	F95C	73	?	
	F918	32	AND	(CO)	00E1	F95D	83	?	
0069 006E	F91A	52	EOR	(00)	00E2	F95E	93	?	
0082	F91C	72	ADC	(CO)	00E3	F95F	A3	?	
0074	F91E F920	92 Do	STA	(CO)	00E4	F960	B3	?	
0079 007E		B2	LDA	(00)	00E5	F961	C3	?	
0076	F922	02	CMP	(CO)	00E6	F962	DЗ	?	

## Microcircuits

**Ch** | =

## Appendix B (Continued) CMOS DEMO

FRAME	ADDRESS	DATA	MNEMONIC-CODE	0104	F980	BB	?	
00E7	F963	EЗ	2	0105	F981	CB	?	
00E8	F964	FЗ	?	0106	F982	DB	?	
00E9	F965	07	?	0107	F983	EB	?	
00EA	F966	17	?	0108	F984	FB	?	
OOEB	F967	27	?	0109	F985	0F	2	
OOEC	F968	37	?	010A	F986	iF	?	
OOED	F969	47	?	010B	F987	2F	?	
OOEE	F96A	57	?	0100	F988	ЗF	?	
OOEF	F96B	67	?	010D	F989	4F	2	
00F0	F96C	77	?	OIOE	F98A	5F	?	
00F1	F96D	87	?	010F	F98B	6F	2	
00F2	F96E	97	?	0110	F98C	7F	?	
00F3	F96F	A7	?	0111	F98D	8F	?	
00F4	F970	B7	?	0112	F98E	9F	2	
00F5	F971	C7	?	0113	F98F	AF	?	
00F6	F972	D7	?	0114	F990	BF	?	
00F7	F973	E7	?	0115	F991	CF	?	
00F8	F974	F7	?	0116	F992	DF	?	
00F9	F975	OB	?	0117	F993	EF	?	
OOFA	F976	i B	?	0118	F994	FF	?	
OOFB	F977	2B	?	0119	F995	44	?	
OOFC	F978	ЗB	?	ŏiić	F997	54		
OOFD	F979	4B	?	0120	F999	D4	? ?	
OOFE	F97A	5B	?	0124	F99B	F4	?	
OOFF	F97B	6B	?	0128	F99D	50	?	
0100	F97C	7B	?	0130	F9A0	DC	?	
0101	F97D	8B	?	0134	F9A3	FC	?	
0102	F97E	9B	?	0138	F9A6	4C	JMP	F9A6
0103	F97F	AB	?	013B	F9A6	4C	JMP	F9A6

## Appendix C Comparison of Program Cycle Trace—Old NMOS vs. New CMOS G65SC00 Microprocessors

## Old NMOS Program Cycle Trace

FRAME	1FADDR	ADDRESS		STATUS	0017		F902	Oí	R
0000		F881	FF	R	0018		F903	F8	R
0001	F882	F882	9A	S	0019	F801	F801	4C	S
0002		F883	A2	Ŕ	001A		F802	8D	R
0003	F883	F883	A2	S	001B		F803	F8	R
0004		F884	CO	R	0010	F88D	F88D	A2	S
0005	F885	F885	BD	S	001D		F88 <b>E</b>	CO	R
0006		F886	47	R	001E	F88F	F88F	5E	S
0007		F887	F7	R	001F		F890	47	R
0008		F707	00	R	0020		F891	F7	R
0009		F807	AA	R	0021		F707	00	R
000A	F888	F888	ВO	S	0022		F807	AA	R
000B		F889	7A	R	0023		F807	ÄÄ	ŵ
0000		F88A	6C	R	0024		F807	55	Ŵ
000D		F804	4C	R	0025	F892	F892	A2	ŝ
000E	F904	F904	4C	S	0026		F893	00	R
000F		F905	8A	R	0027	F894	F894	ЗE	S
0010		F906	F8	R	0028		F895	07	R
0011	F88A	F88A	6C	S	0029		F896	F8	R
0012		F88B	FF	R	002A		F807	55	8
0013		F88C	F8	R	002B		F807	55	R
0014		F8FF	01	R	0020		F807	55	W
0015		F800	F9	R	002D		F807	AA	W
0016	F901	F901	4C	S	002E	F897	F897	F8	S

# 

51

## Appendix C (Continued)

NMOS E	DEMO								
FRAME	1FADDR	ADDRESS	DATA	STATUS	003B	F89F	F89F	A9	S
002F		F898	18	R	0030		F8A0	99	Ř
0030	F898	F898	18	S	003D	F8A1	F8A1	69	ŝ
0031		F899	A9	R	003E		F8A2	01	Ŕ
0032	F899	F899	A9	S	003F	F8A3	F8A3	08	S
0033		F89A	99	R	0040		F8A4	10	R
0034	F89B	F89B	69	S	0041		OIFE	BD	W
0035		F89C	67	R	0042	F8A4	F8A4	10	S
0036	F89D	F89D	08	S	0043		F8A5	03	R
0037		F89E	18	R	0044	F8A6	F8A6	4C	S
0038		01FF	ЗF	W	0045		F8A7	A6	R
0039	F89E	F89E	i8	S	0046		F8A8	F8	R
003A		F89F	A۶	R	0047	F8A6	F8A6	<b>4</b> C	S

## New CMOS G65SC00 Program Cycle Trace

FRAME 0000	IFADDR	ADDRESS F881	DATA FF	STATUS R	00 00			F807 F807	55 55	R
0001	F882	F882	9A	S	00			F807		R
0002		F883	A2	Ř	00		F897	F897	AA F8	W S
0003	F883	F883	A2	ŝ	00		10//	F898	18	Ř
0004		F884	co	R	00		F898	F898	18	ŝ
0005	F885	F885	BD	S	00			F899	A9	Ř
0006		F886	47	R	ŏŏ		F899	F899	A9	ŝ
0007		F887	F7	R	00	30		F89A	99	Ř
0008		F887	F7	R	õõ		F89B	F89B	69	ŝ
0009		F807	AA	R	00	32		F89C	67	R
000A	F888	F888	DO	S	00	33		F89D	08	R
000B		F889	7A	R	00	34	F89D	F89D	08	S
000C		F88A	6C	R	00	35		F89E	18	R
000D		F88A	6C	R	00	36		01FF	ЗD	W
000E	F904	F904	4C	S	00	37	F89E	F89E	18	S
000F		F905	8A	R	00			F89F	A9	R
0010		F906	F8	R		39	F89F	F89F	A9	S
0011	F88A	F88A	6C	S	00			F8A0	99	R
0012		F88B	FF	R	00	ЗB	F8Ai	F8A1	69	S
0013		F88C	F8	R	00			F8A2	01	R
0014		F88C F8FF	F8	R	00	ЗD		F8A3	08	R
0010		F900	01 F8	R	00	ЗE	F8A3	F8A3	08	S
0018	F801	F900 F801	F8 4C	R S	00	ЗF		F8A4	10	R
0018		F802	8D	R	00	40		01FE	ЗF	W
0018		F803	60 F8	R	00		F8A4	F8A4	10	S
001A	F88D	F88D	A2	S	00	42		F8A5	03	R
001B	roou	F88E	CO	э R	00-	43		F8A6	4C	R
0010	F88F	F88F	5E	S	00-		F8A9	F8A9	4C	S
001D		F890	47	R	00	45		F8AA	07	R
001E		F891	F7	R	00			F8AB	F9	R
001F		F891	F7	R	00		F907	F907	A9	S
0020		F807	AA	R	00			F908	04	R
0021		F807	AA	R	00	49	F909	F909	85	S
0022		F807	55	W	00-	4A		F90A	CO	R
0023	F892	F892	A2	S	00	4B		0000	04	W
0024		F893	00	R	00		F90B	F90B	A9	S
0025	F894	F894	ЗE	S	00			F90C	F8	R
0026		F895	07	R	00		F90D	F90D	85	S
0027		F896	F8	R	00	4F		F90E	Cí	R

## G65SC00 Ap Note

## Appendix C (Continued) CMOS DEMO

FRAME 1F	FADDR	ADDRESS	DATA	STATUS
----------	-------	---------	------	--------

FRAME	TEADOR	ADDRESS							
0050		0001	F8	W	008D		0000	04	W
0051	F90F	F90F	A2	S	008E	F928	F928	14	S
0052		F910	00	R	008F		F929	CO	R
0053	F911	F911	80	S	0090		0000	04	R
0054		F912	00	R	0091		0000	04	R
0055		F913	7Ċ	R	0092		0000	04	Ŵ
0056	F913	F913	70	S	0093	F92A	F92A	34	ŝ
0057		F914	ćŏ	Ř	0094	1 / 201	F92B	co	
0058		F915	00	R	0094				Ř
0059		F915	00				F92B	C0	R
				R	0096		0000	04	R
005A		0000	04	R	0097	F92C	F92C	64	S
005B		0001	F8	R	0098		F92D	CO	R
005C	F804	F804	4C	S	0099		0000	00	W
005D		F805	16	R	009A	F92E	F92E	74	S
005E		F806	F9	R	009B		F92F	CO	R
005F	F916	F916	12	S	0090		F92F	CO	R
0060		F917	CO	R	009D		0000	00	W
0061		0000	04	R	009E	F930	F930	89	S
0062		0001	F8	R	009F		F931	ĂĂ	Ř
0063		F804	4C	R	00A0	F932	F932	1A	ŝ
0064	5010				0040	F732	F933	3A	R
	F918	F918	32	S		Feee			
0065		F919	CO	R	00A2	F933	F933	3A	S
0066		0000	04	R	00A3		F934	5A	R
0067		00C1	F8	R	00A4	F934	F934	5A	S
0068		F804	4C	R	00A5		F935	7A	R
0069	F91A	F91A	52	S	00A6		01FD	00	W
006A		F91B	CO	R	00A7	F935	F935	7A	S
006B		0000	04	R	00A8		F936	DA	R
0060		0001	F8	R	00A9		OIFC	FF	R
006D		F804	4C	R	0000		01FD	00	R
006E	F91C	F91C	72	S	ÖÖAB	F936	F936	ĎĂ	ŝ
006F	F 910	F910	ćó	R	OOAC		F937	FA	Ř
					OOAD		01FD	00	Ŵ
0070		0000	04	R		F007			
0071		0001	F8	R	00AE	F937	F937	FA	S
0072		F804	4C	R	00AF		F938	OC	R
0073		F91E	92	R	OOBO		01FC	FF	R
0074	F91E	F91E	92	S	00B1		01FD	00	R
0075		F91F	CO	R	00B2	F938	F938	OC.	S
0076		0000	04	R	00B3		F939	07	R
0077		0001	F8	R	00B4		F93A	F8	R
0078		F804	53	ω	00B5		F807	AA	R
0079	F920	F920	B2	ŝ	00B6		F807	AA	R
007A		F921	CO	Ř	00B7		F807	AA	Ŵ
007B		0000	04	R	00B8	F93B	F93B	10	ŝ
0070		0001	F8	R	00B9		F930	07	Ř
007D		F804	53	R	OOBA		F93D	F8	R
007E	F922	F922	D2	ŝ	OOBH				
007F	1/22	F923	CO	R			F807	AA	R
					OOBC		F807	AA	R
0080		0000	04	R	OOBD		F807	AA	ω
0081		0001	F8	R	OOBE	F93E	F93E	3C	S
0082	<b>FCC</b>	F804	53	R	OOBF		F93F	07	R
0083	F924	F924 F925	F2 C0	S	0000		1-940	18	Я
0084 0085		0000	04	R R	0001		F807	AA	R
		0000			0002	F941	F941	9C	S
0086			F8 F0	R	0003		F942	07	R
0087		F804	53	R			F943	FS	R
0088		F926	04	R	8005 8005		F807	οõ	W
0089	F926	F926	04	S	0006	F944	F944	9E	S
008A		F927	CO	R	0007		F945	07	R
008B		0000	04	R	0008		F946	F8	R
0080		0000	04	R	0009		F807	00	R

## CMOS DEMO

CINOSE									
FRAME	1FADDR	ADDRESS	DATA	STATUS	0102	F97E	F97E	9B	S
00CA		F807	ÕÕ	W	0103	F97F	F97F	AB	S S
OOCB	F947	F947	02	S	0104	F980	F980	BB	S
0000		F948	00	R	0105	E281	F981 F982	CB DB	ş
OOCD	F949	F949	22	S	0106 0107	F932 F983	F983	EB	ŝ
OOCE		F94A	00	R	0108	F984	F984	FB	9999 9999 9999
00CF	F94B	F94B	42	S	ŏ1ŏ9	F985	F985	OF	ŝ
OODO		F94C	00	R	010A	F986	F986	1F	S
00D1	F94D	F94D	62	S	OIOB	F987	F987	2F	S
00D2		F94E	00	R	0100	F988	F988	ЗF	S
00D3	F94F	F94F	82	S	010D	F989	F989	4F	S
00D4		F950	00	R	010E	F98A	F98A	5F	S
0005	F951	F951	C2	S	010F	F98B	F98B	6F	S
00D6		F952	00	R	0110	F980	F98C	7F	S
00D7	F953	F953	E2	S	0111	F98D	F98D	8F	S
00D8		F954	00	R	0112	F98E	F98E	9F	S
00D9	F955	F955	03	S	0113	F98F	F98F	AF	S
OODA	F956	F956	13	S	0114	F990	F990	BF	S
OODB	F957	F957	23	S	0115	F991	F991	CF	ŝ
OODC	F958	F958	33	S	0116	F992	F992	DF	S
OODD	F959	F959	43	S	0117	F993	F993	EF	S
OODE	F95A	F95A	53	S	0118	F994	F994	FF	S
OODF	F95B	F95B	63	S	0119	F995	F995	44	S
00E0	F950	F95C	73	S	011A		F996	00	R
00E1	F95D	F95D	83	S	011B		0000	02	R
00E2 00E3	F95E F95F	F95E F95F	93 A3	S	0110	F997	F997	54	S
	F960	F960		S	011D		F998	00	R
00E4 00E5	F960 F961	F960 F961	B3 C3	S S	011E 011F		F998 0000	00 02	R
00E6	F962	F962	D3	S	0120	F999	F999	D4	S
00E7	F963	F963	E3	S	0121	6777	F99A	00	Ř
00E8	F964	F964	F3	ŝ	0122		F99A	00	R
00E9	F965	F965	07	ŝ	0123		0000	02	R
00EA	F966	F966	17	S	0124	F99B	F99B	F4	S
OOEB	F967	F967	27	S	0125		F99C	00	R
OOEC	F968	F968	37	s	0126		F99C	00	R
OOED	F969	F969	47	S	0127		0000	02	R
OOEE	F96A	F96A	57	S	0128	F99D	F99D	50	S
OOEF	F96B	F96B	67	S	0129		F99E	00	R
OOFO	F96C	F96C	77	S	012A		F99F	00	R
00F1	F96D	F96D	87	S	012B		FFOO	00	R
00F2	F96E	F96E	97	S	0120		FFFF	00	R
00F3	F96F	F96F	A7	S	012D		FFFF	00	R
00F4	F970	F970	B7 C7	S S	012E 012F		FFFF FFFF	00 00	R R
00F5	F971 F972	F971 F972	D7	о S	0130	F9A0	F9A0	DC	S.
00F6 00F7	F973	F973	E7	s	0131	1.140	F9A1	00	Ř
00F8	F974	F974	F7	Š	0132		F9A2	00	R
00F9	F975	F975	ÓB	š	0133		0000	02	R
OOFA	F976	F976	1B	Š	0134	F9A3	F9A3	FC	S
OOFB	F977	F977	2B	ŝ	0135		F9A4	00	R
OOFC	F978	F978	ЗВ	S	0136		F9A5	00	R
OOFD	F979	F979	4B	S	0137		0000	02	R
OOFE	F97A	F97A	5B	S	0138	F9A6	F9A6	4C	S
OOFF	F97B	F97B	6B	S	0139		F9A7	A6	R
0100	F97C	F97C	7B	S	013A		F9A8	_ F9	R
0101	F97D	F97D	8B	S	013B	F9A6	F9A6	'4C	S



# Application Note



# **Microcircuits**

## GTE 65SC150 Communications Terminal Unit (CTU) Offers Maximum Flexibility in 300 Baud Modem Designs

## Introduction

GTE Microcircuits' G65SC150 Communications Terminal Unit (CTU) is a highly versatile and reliable single-chip telecommunications microcomputer, based on state-of-the-art silicon gate CMOS technology. The G65SC150 CTU reflects GTE's extensive telecommunications experience, thus providing the design engineer with not only a high level of performance, but many valuable functions which have been optimized for use in telephone line signaling and data transmission applications. The CTU generates signals compatible with either switched telephone networks or packet switched data networks. This makes it ideally suited for a wide range of telecommunications applications, including:

DTMF Dialing Dial Pulse (DP) Signaling Modems (0-600 baud) UARTs Keyboard Scan

Central to all CTU microcomputer operations is the GTE Microcircuits' G65SC008-bit microprocessor, complete with 2K bytes of ROM, 64 bytes of RAM, and an internal bus for interconnecting all microcomputer functions. Address and data bus buffers are included to allow convenient expansion of ROM, RAM and memory mapped I/O. This feature allows the design engineer to take advantage of the microprocessor's full 65K addressing space. Internal telecommunications functions include a 16-bit Timer, an 8-bit Column/Transmit Counter, a 16-bit Row/Receive Counter, and a Dual 26-Step Sine Wave Generator. There are also 27 Peripheral I/O Lines for use with keyboard, telephone Dial Pulse (DP) signaling, telephone line control, or for interfacsion Bus allows for external memory expansion.

The purpose of this Application Note is twofold... first to familiarize the design engineer with both hardware and software start-up procedures, and then to show the G65SC150 CTU in a typical Bell 103, 300 baud modem application. The discussion on startup procedures includes Power Modes, Oscillator Requirements, Reset Options, using the Expansion Bus and Peripheral I/O Lines, memory expansion and mapping, and other subjects which may assist the user in developing his CTU application. The software section includes both discussions and listings (Appendix A). The program listings represent an Application Engineering Test Program to assist the system engineer in not only the development of application programs, but to achieve a better understanding of the CTU operation. The program contains many general purpose as well as modem-specific software routines which represent a variety of specific control or data handling functions, including: Reset Initialization, Page Zero Data Assignment, Clock Update, UART Parallel and Serial Data Conversion, and Modem Initialization...to name but a few.

To further assist the user in developing his CTU application, Appendix B provides a brief description of the GTE G65DS-150 Evaluation Board and its many advantages during CTU system prototype development and debugging, as well as during software development. A logic diagram and parts list has been included for those who may wish to develop their own CTU emulation system.

Please note that all topics within this Application Note assume the reader is familiar with or has access to the G65SCXX 8-Bit Microprocessor and G65SC150 CTU data sheets. It is intended that these data sheets be used in conjunction with the following CTU discussions. Should you have questions or require additional literature, please feel free to call your nearest GTE Microcircuits representative.

## **Getting Started**

The G65SC150 CTU offers the design engineer a variety of options and modes from which to choose during the development of a CTU application. The following paragraphs and diagrams are included to assist the design engineer during the selection and implementation of these functions.

## **Oscillator Requirements**

The G65SC150 CTU may be operated using its own internal oscillator or from an externally generated timing source.

Internal Oscillator—When using the internal CTU oscillator circuitry, an externally connected crystal is required. To assist in the specification and selection of this crystal, a diagram of the internal oscillator circuit is shown in Figure 1, followed by recommended crystal specifications and available manufacturers in Table 1. The CTU's internal oscillator circuit consists of three series-connected CMOS inverters which form a high-gain inverting amplifier. The crystal oscillator is formed by connecting a series resonant crystal between pin 62 (OSC(OUT)) and pin 63 (CLK(IN)). Although a series resonant crystal should be specified, a parallel resonant crystal may be used. The parallel resonant crystal will function satisfactorily in a series resonant circuit, but at a slightly shifted frequency.

**NOTE**—Once the crystal has been selected, the "in-circuit" drive level of the crystal must be checked to ensure that overshoot above VDD or below Vss does not occur.





Figure 1. CTU Internal Oscillator Circuit

## **Table 1. Recommended Crystal Specifications**



#### **Recommended Crystal Specification**

ency :	8.0 MHz MAX ±0.02%
Rs :	<b>≤ 100</b> Ω
LM :	96 mHy
См:	0.02 μF
Сн:	5pF

#### **Crystal Manufacturers**

CRYSTEK 1000 Crystal Drive Fort Myers, FL 33901 813-936-2109

Frequ

UNITED STATES CRYSTAL CORP 3605 McCart St. Fort Worth, TX 76110 817-921-3014

CTS KNIGHTS, INC. 400 Reimann Av Sandwich, IL 60548 815-786-8411

**External Timing**—When external timing is to be used, the external timing source should be connected to pin 63 CLK (IN). Pin 62 may be left open or may be used as an inverted oscillator output. Note that a gated external timing source is required when the CTU Standby Mode is to be used (See discussion on Standby Mode).

A timing mask option provides a 1 Megohm feedback resistor between the CLK (IN) and OSC (OUT) pins. Alternatively, an external 1 Megohm resistor must be used if the mask option is not specified. This resistor biases the internal oscillator in the linear region and is required when an external crystal is used as a timing source for the internal oscillator. When an external clock is used, the resistor may be omitted to reduce power consumption.

#### **Reset Considerations (Internal vs. External ROM)**


Internal ROM—When the CTU's internal 2K byte ROM is to be used, system reset is accomplished by a simple external R-C circuit as shown in Figure 2. A Reset mask option provides a 200 Kohm pull-up resistor at the RES pin. Reset timing requires that Bus Enable (BE) (pin 64) remain high during the positive transition of the Reset signal (pin 68) as generated by the R-C network. After this positive transition, the internal processor will access the Reset Vector from ROM locations FFFC and FFFD. Note that the starting address stored at these locations must also be located within the internal ROM address space. Also, the internal firmware must always set the Control Register TSC (Three State Control) bit prior to accessing external memory or other devices via the Expansion Bus.

External ROM (Test & Prototype Mode)—During hardware and software development, the Test and Prototype Mode provides a convenient means for system testing and debugging without the

need for mask-programmed ROM or other special emulation versions of ROM. The Test and Prototype Mode can also be used in the final application when using the G65SC151 "ROMless" CTU. The Test and Prototype Mode enables the use of external memory at the address locations normally occupied by internal ROM (\$F800 through \$FFFF), with internal ROM being disabled. In this mode, the software engineer can develop his program using external memory for the prototype system. The program can be developed using the same memory locations as reserved for internal ROM. Once the program has been debugged and tested, it can then be committed to internal ROM.

The Test and Prototype Mode is initiated during the Reset sequence by holding Bus Enable (BE) low while bringing Reset high. Figure 3 shows two examples of a Test and Prototype Mode External Reset Circuit, while Figure 4 shows the correct Bus Enable (BE) timing when placing the CTU in the Test and Prototype Mode. Note that BE must remain low for at least one clock cycle after RES becomes high. Also, BE must be high before the beginning of the first Vector Read cycle.

During the Reset sequence, the Reset Vector will be accessed from external memory locations \$FFFC and \$FFFD. Note that the Control Register TSC bit has no effect in the Test and Prototype Mode. Also, in this mode the PD1 I/O line is assigned an additional function and becomes PD1/EXTR. An active high input on this I/O pin selects external memory when in the Test and Prototype Mode. After Reset, this pin will be in the high state. A low level at this input disables external memory and places internal ROM back into the memory map.



## Figure 2. Reset Circuit, Internal ROM





Figure 3. Reset Circuits for Test and Prototype Mode



## **Expansion Bus**

When configuring a CTU system, additional memory (ROM or RAM) may be added by using the address (A0-A15), data (D0-D7), and control signals ( $R/W, \phi 2$  (OUT),  $\phi 4$  (OUT)) provided at the CTU Expansion Bus. Figure 5 shows the CTU memory map addressing assignments. Note that the Control Register TSC bit must be set for the Expansion Bus to be active.

When in the Test and Prototype Mode, I/O signal PD1 becomes PD1/EXTR and is used to switch between internal ROM and external memory. A high level on this pin selects external memory. By holding PD1/EXTR low, internal ROM is switched back into the memory map. Note that this pin has no direct effect on . the CPU operation. When addressing memory in the range \$F800 through \$FFFF, external memory is addressed in both cases. Data going to the CPU is switched between the external and internal buses. In systems where both internal and external program memory is used, the internal ROM will generally contain tables or routines that do not change. In this case, data which is subject to change or revision will be assigned to external memory. Systems using two or more CTUs will find the switchable memory feature a major advantage. As an example, in a PBX application, the program for the telephone set or line card can be entirely within the internal ROM. In this way, the same part can be used in the main control processor while the larger program is located in external EPROM.

It should also be noted that additional external memory can be "overlaid" in the Stack and Page Zero areas without affecting the I/O ports and Timer. In this case, internal RAM will continue to be "mirrored" in both pages, but the two 192-byte data segments will be independent. As an example, a 2K X 8 CMOS RAM can be accessed within the memory range \$0000 through \$0800. Furthermore, all of Page One can be used for Stack operations, while memory locations \$0000 through \$00BF are available for Page Zero. There is no bus contention problems associated with this arrangement.

## **Peripheral I/O Lines**

The CTU's 27 Peripheral I/O Lines (as well as the ATG signal) are each independently mask programmed to one of four current sourcing options. The Design Engineer may assign each individual I/O line to be either input, output or bidirectional. Table 2 shows the available mask options for each of these lines. Reading the I/O ports accesses the state of the pin, not the output latch.

## **CTU Power Modes**

**Normal Power Mode**—In the Normal Power Mode all CTU functions are available to the application. Note that switching between power modes may be accomplished under program control.

Low Power Mode—This mode is available for those applications

which require operation at reduced power levels. Typical applications include:

- Systems operating from battery or telephone line power.
- Systems requiring fail-safe operation in the event of AC power loss.

## Table 2. CTU Interface Current Source Options

OPTION	MIN IIH @ 2.4V	MAX IIL @ 0.4V	MIN ІОН @ 1.5V	COMMENT
AB	0 -10 μA	 -100 μA	_	WIRE-OR KEYBOARD
C	-200 µA	-2.4 mA	20-0	TTL
C D			3.0 mA	

Source Current @ VDD = 5.0V ± 10%

	ON-CHIP		EXTERNAL
FFFF	INTERRUPT VECTORS		2048 BYTES IN TEST AND
F800	2048 BYTES R	PROTOTYPE MODE	
,			62976 BYTES
01FF	STACK		
01C0	64 BYTES RA	м	
			192 BYTES
00FF	6 BYTES RESERVED		
00F9 00F0	I/O, TIMERS		
00C0	48 BYTES RA SAME AS 01C0-01EF	м,	
0000			192 BYTES



When using the Low Power Mode and operating from the internal oscillator, the CTU operates at reduced speed using the 16-bit Timer to reduce the microprocessor clock rate, with the timer serving as a programmable clock divider. When operating from an external timing source, the Low Power Mode may be accomplished by using the 16-bit Timer as explained above or by reducing the external clock rate into the CTU. In either case, the CTU is capable of switching between power modes under program control; however, the CTU should not be switched from Low Power to Normal Power unless full power (VDD) is available to the CTU.

In a typical fail-safe application, for example, the NMI Interrupt could be used to indicate the loss of AC power. Upon receiving the interrupt, the CTU would be switched to battery backup or telephone line power, depending on the application. The CTU will then shut down the system in an orderly manner...storing all critical values in internal RAM. At this point, the microprocessor continues to operate from the backup power source, but at a reduced clock rate, and at a resulting decrease in power requirements. The microprocessor clock rate was reduced by setting the Phase 2 Mode bit in the Control Register. To further reduce power, the CTU Expansion Bus may be disabled by clearing the TSC bit in the Control Register. When full power is restored, the CTU may be switched back to the Normal Power Mode with full operating capability. This again would be accomplished by monitoring the NMI bit in the Control Register. In this case, clearing of the NMI bit would indicate AC power had been restored

Figure 6 is a sample program segment for executing the CTU Low Power Mode. In this sample, the clock rate is reduced to 10 KHz and the Expansion Bus will be disabled. Once in the Low Power Mode, the Control Register NMI bit will be monitored for return to Normal Power operation.

Standby Power Mode—During periods of system inactivity, the CTU may be placed in the Standby Mode to conserve power. In this mode, the CTU must be operated from an external clock source which can be gated "off" when the Standby Mode is selected (See Figure 7). In this case, the CTU firmware program

CONTROL TIMER	EQU \$F7 EQU \$F8	Status and Control Register Timer Register
TSC	EQU \$20	Bit 5 of Control Register
MODE	EQU \$08	Bit 3 of Control Register
	•	-
	•	(Save critical values here)
	•	
	LDA #98	Set Timer for 10 KHz Operation
	STA TIMER	
	STZ TIMER + 1	
	LDA #MODE	Switch to Low Power mode
	TSB CONTROL	Dischle Euternal Due
	LDA #TSC TRB CONTROL	Disable External Bus
NOPWR	BIT CONTROL	Is main power restored?
	BPL PWRUP	is main power restored:
	•	
	•	(Low Power operating program)
	•	(
	JMP NOPWR	
PWRUP	LDA #TSC	Enable External Bus
	TSB CONTROL	
	LDA #MODE	Switch to MAXIMUM freq. mode
	TRB CONTROL	
	•	
	•	(Restore critical values here)
	•	
	RTI	Resume normal operation

Figure 6. Low Power Mode (NMI Power-Down Interrupt Routine)

sets the I/O PA0 bit to logic "zero", thus disabling the clock input until such time the Wake-Up signal becomes a logic "one". RES will restart the clock by setting PA0 to logic "one".




Figure 7. Standby Mode, External Clock Gating Circuit

## Software—Application Engineering Test Program for the G65SC150 CTU

The following Application Engineering Test Program is included to assist the system engineer in not only the development of application programs, but also to achieve a better understanding of CTU operation as related to its various potential applications. This particular test program has been written for CTU evaluation as applied to Bell 103 modem applications. Included in the program listings are routines for Pulse and DTMF Dialing, Real-Time Clock, Asynchronous Serial Data Transmit and Receive. and Modem Transmit and Receive. The test program has been designed to test the CTU modem application capabilities by transmitting and receiving a message in a loopback configuration. The transmit message is looped back to the input and verified as a receive message. An error is indicated if data verification is incorrect. Bell 103 modem standards are used with a 300 baud signaling rate. Note that the G65SC150 CTU should be configured for 8 MHz operation. Individual program listings are contained in Appendix A.

## **Program Definitions and Initialization**

CTU Internal Register Address (CTUDEF) (Listing A-1)—This data area establishes labels for the CTU I/O ports, Timers and Control Register.

Page Zero Data Assignment (PAGEZERO) (Listing A-2)—This data assignment is used to establish memory Page Zero address locations for variables used in the various program subroutines. Note that these assignments relate to the Bell 103 modem application.

Reset Initialization Routine (CTUINZ) (Listing A-3)—This routine serves to initialize CTU internal I/O registers. Any previous interrupts are cleared and the interrupt mask bit in the CPU Control Register is cleared, thus allowing subsequent interrupts to be recognized.

## G65SC150 CTU Application Engineering Test Program (Listing A-4)

The Application Engineering Test Program is designed to test the Bell 103 modem application by transmitting and receiving serial data in a loopback configuration. Bell 103 modem standards are used with a 300 baud data transfer rate and the CTU configured for 8 MHz operation. Data transfer and the various modem subroutines are exercised by transmitting a character through the TXC/DTMF analog output and routing the character back to the RXC input. The transmitted and received characters are compared and the routine stops if there is an error. Also included within this program is a Timer Interrupt routine which handles the modem transmit, clock, and serial I/O functions. Note that this program may also be used as a "power on" modem operational test within the application software.

The following subroutines are called by the Engineering Test Program and the Timer Interrupt routine for the purpose of implementing the modem functions.

## Real-Time Clock

Initialization Subroutine (CLKINZ) (Listing A-5)—This subroutine serves to initialize the CTU Timer for modem, DTMF and realtime clock routines. It also enables the Timer Interrupt. The Timer is set to interrupt at the transmit bit rate (3.33 mS).

Clock Update Subroutine (CLOCK) (Listing A-6—)This subroutine increments a counter which provides a 50 mS clock. A flag is set at 50 mS intervals to facilitate the addition of other real-time routines. The Clock Update Subroutine is called by the Timer Interrupt routine.

## Parallel-To-Serial, Serial-To-Parallel Conversion

Initialization Subroutine (URTINZ) (Listing A-7)—This subroutine initializes both parallel-to-serial and serial-to-parallel data conversion for asynchronous serial data transmit and receive applications.

Asynchronous Serial Data Transmit Subroutine (CNVPS) (Listing A-8)—This subroutine provides parallel-to-serial data conversion for the modem transmit function and is called by the Timer Interrupt routine.

Asynchronous Serial Data Receive Subroutine (CNVSP) (Listing A-9)—This subroutine provides serial-to-parallel data conversion for the modem receive function. This subroutine is called by the Timer Interrupt routine.

#### **Modem Routines**

Bell 103 Standard Constants for Modem Transmit and Receive (MDMCON) (Listing A-10)—This listing establishes Bell 103 standard program constants for modem transmit and receive functions.

**Modem Initialization Subroutine (MDMINZ) (Listing A-11)**—This subroutine serves to initialize the modem receive buffer pointer.

Modem Bit Transmit Subroutine (TXMODM) (Listing A-12)—This subroutine is called by the Timer Interrupt servicing routine. It is used to transmit a bit from the modem by providing a frequency update at the CTU's TXC/DTMF output pin.

**Row/Receive Interrupt Service Routine (RRCI) (Listing A-13)**— This routine performs interrupt service for the CTU's Row/Receive Counter. It provides demodulation of the modem receive carrier as received at the CTU's RXC input pin.

## **DTMF and Pulse Dialing**

Although these routines are not exercised by the modem test program, they can be inserted in a system application program to provide Pulse and/or DTMF Dialing.

Initialization Routine (DLINZ) (Listing A-14)—This routine clears the Row/Receive and Column/Transmit Counters to ensure no tones are generated when the DTMF mode is activated. Memory locations used by the Dialing routine (Listing A-15) are also cleared.

Interrupt Service Routine for Pulse and DTMF Dialing (DIAL) (Listing A-15)—This routine should be called at 50 mS intervals by the Real-Time Clock routine. A memory flag determines whether Pulse or DTMF dialing is used. DTMF tones are generated at the TXC/DTMF output by loading the Row/Receive and Column/Transmit Counters. Pulse dialing is accomplished by toggling the ON HOOK signal at I/O pin PB5.

## Interrupt Vectors (VECTOR) (Listing A-16)

This data area provides the starting addresses for each interrupt service routine.

## Program Global Symbol Table (Listing A-17)

This table is generated by the assembler and lists the value of each global symbol defined by the program.

## Bell 103 Asynchronous Modem Applications for the G65SC150 CTU

The availability of low-cost microprocessor-based computer

## G65SC150 Ap Note

systems has created an increasing demand for data communications systems which operate by way of the dial-up telephone network...that is, the asynchronous Modem! For this application, the generally accepted standard for low-speed data communication has become the Bell 103 type modem, which uses Frequency Shift Keying (FSK) for transferring asynchronous binary data at speeds up to 300 baud. Frequency Shift Keying is simply a method for encoding digital data (logic ones and zeros) for transmission over telephone lines. As an example, for a logic one the modern transmits a specified frequency and for a logic zero the modem transmits a slightly different frequency. This type modem is well suited to computer-to-computer data communication. Not only does it have excellent reliability, but it is capable of providing full duplex transmission over voice grade, unconditioned telephones lines... and at extremely low error rates. Full duplex transmission actually employs four specified frequencies, that is, a logic one and zero frequency for "receive" and logic one and zero frequency for "transmit". In Bell 103 modem applications, the high frequency of the pair is referred to as a "mark" and the low frequency as a "space". These frequencies are specified by Bell 103 standards. Since communicating modems must never transmit or receive over the same band, a simple protocol must be followed. In this way, the calling (Originate) modem will normally transmit on the low band (1270 Hz for a one bit, and 1070 Hz for a zero bit) and receive on the high band (2225 Hz for a one bit, and 2025 Hz for a zero bit), while the called (Answer) modem transmits on the high band and receives on the low band.

GTE Microcircuits' G65SC150 CTU is ideally suited for a variety of low-cost modem applications, providing a design flexibility not normally found in single-chip modem configurations. In most modem applications, the modem function is accompanied by a single-chip microcomputer which provides the intelligence for off-loading the host computer system. In the G65SC150 CTU, GTE Microcircuits has incorporated a full 8-bit microprocessor which provides the necessary system intelligence, and at the same time, handles all the requirements of the modem. In most modem systems, the G65SC150 CTU is the only control element required, since its internal microprocessor and I/O can also handle keyboard scanning, display and call setup functions. In addition to the modem control, the CTU's internal dual sine wave generator performs both DTMF signal generation and the modem transmit carrier frequency, thus allowing full dial-up capabilities when coupled with pulse dialing via one of the 27 I/O ports.

The sine wave generation capabilities and the full bus access of the CTU allows the design engineer to configure systems with external EPROM for program modification without sacrificing any of the I/O capabilities of the device. This flexible bus structure allows the device to utilize external EPROM alone, internal masked ROM, or a combination of both.

In addition to dedicated applications, the G65SC150 CTU can also serve as a microprocessor-based intelligent peripheral control element to a "host" microcomputer system (See Figure 8). In this application, a single CTU chip is capable of providing intelligent control of LCD displays, ASCII keyboards and other peripheral functions, while at the same time providing the Bell 103 modem function as described in this Ap Note. When used as a peripheral device, the CTU memory is shared with the "host" microcomputer system, thus allowing the "host" system to modify and update the internal CTU memory. In turn, the CTU performs intelligent peripheral control in response to the updated memory contents.

In representing a typical modem application, the following paragraphs describe the G65SC150 CTU as used in a Bell 103, 300 Baud Intelligent Modem. A typical Block Diagram is shown in Figure 9, while Figure 10 presents the circuit diagram for a Bell 103 Intelligent modem with Auto-Answer, Ring Detection, Auto-Dialing, DTMF Dialing and Pulse Dialing. In configuring this modem, an FSK XR-2103 Modem Filter has been selected. The FSK filter is a switched-capacitor type filter, capable of performing both transmit and receive signal filtering as required by the




Figure 8. Intelligent Peripheral Control of Modem, Keyboard and Display

Bell 103 standards. Local communication with the CTU assumes the RS-232C interface.

## The FSK Modem Filter (Exar XR2103)

The FSK modem filter is a switched-capacitor type with high and low bandpass filters, input/output multiplexers, duplexer, and a carrier detect circuit. The six-pole high and low bandpass filters provide precise bandpass filtering of both the receive and transmit carriers. The input/output multiplexer is used to route transmit and receive signals to the proper filter and signal output according to the CTU-selected operating mode (Originate, Answer, or Self-Test). The duplexer op amp serves as a two-tofour-wire converter which splits the phone line signal into transmit and receive components.

XIN (Filter Clock) Signal—The CTU  $\phi$ 2 (OUT) clock signal serves as the clock input to the modern filter. With an 8 MHz crystal,  $\phi$ 2 (OUT) runs at 2 MHz. The  $\phi$ 2 (OUT) clock is run through a D-Type flip-flop to provide the desired 1 MHz clock frequency input to the modern filter.

**TXC/DTMF Signal**—This CTU analog output signal provides the two DTMF tones when dialing and the modem transmit carrier when sending data. The TXC/DTMF pin is directly connected to TXIN of the modem filter. The CD4066 analog switch connects this signal to the phone interface when dialing with DTMF tones.

**RXC Signal**—The RXC Receive Carrier output signal from the modem filter is a square wave (approx. 50 percent duty cycle) with a frequency equal to the carrier received from the remote modem. The CTU is configured such that transitions on the RXC input will result in CPU interrupts. The interrupt servicing routine demodulates the receive carrier by detecting a "mark" or "space" frequency. The mark or space is detected by monitoring the difference between the RXC signal zero crossing times.

CARRIER DETECT (PB0) Signal—The modem filter generates a CARRIER DETECT signal when a receive carrier is detected. The signal is then used by the CTU modem software to determine whether valid data is being received at the RXC CTU input.

ORIGINATE/ANSWER (PB1) Signal—The ORIGINATE/ANSWER

signal is generated by the modem firmware and sent to the FSK filter for selecting the high band (2025 Hz and 2225 Hz) and low band (1070 Hz and 1270 Hz) filters for transmit and receive operation. Band selection is as follows:

PB1	MODE	Tx	Rx
1	ORIGINATE	low	high
0	ANSWER	high	low

**SELF-TEST (PB2) Signal**—This input signal to the modem filter, when high, activates an analog loopback mode within the filter. In the Self-Test mode, the transmit carrier is routed through the proper filter and back through the receive limiter for transmit carrier verification. The CTU software Test Program activates the modem filter Self-Test mode as a verification of the CTU modem system.

The Telephone Line Interface Module (Cermetek CH1812)

The Direct Connect Protective Hybrid (DCPH) Telephone Line Interface Module (CH1812) provides the necessary circuit elements for Ring Detection and Hook Switch status, as well as line surge protection and signal coupling to the FSK filter. As shown in Figure 10, the CH1812 Telephone Line Interface Module combines with minimal external circuitry to form an FCC registrable telephone line interface.

Line Coupler—Surge protection circuitry and the coupling transformer both conform to all FCC Part 68 specifications for surge, hazardous voltage and leakage requirements at the RING and TIP telephone line connections. The LINE (+), LINE (-) and CT (Center Tap) signals all connect to the secondary side of the coupling transformer. The 390 ohm matching resistor assures a 600 ohm telephone line impedance match.

**ON HOOK (PB5) Signal**—The ON HOOK signal is used to initiate the modem handshake procedure in both the Answer and Originate modes. When the CTU brings this signal high, a relay within the Interface Module will "seize" the telephone line by allowing DC loop current to flow between the RING and TIP lines. This completed current flow path notifies the telephone company central office that this line is either originating or an-

swering a call. The general purpose 2N2222 transistor provides the necessary current drive for the relay coil. Note that the ON HOOK signal is also used during Pulse Dialing to interrupt the loop current at a specified 10 pps rate.

**RING INDICATOR (PB4) Signal**—Typically, an AC signal of 90 volts peak-to-peak and 20 Hz appears across the RING and TIP lines when ringing occurs. An optocoupler within the Interface Module is activated by this signal. This allows an NPN photo-transistor to be turned on by an LED during part of each half cycle of the ringing waveform. The emitter (RI(-)) of this transistor is grounded, the base (BAL) is stabilized with a capacitor to ground, and the collector (RI(+)) is connected to PB4 of the CTU. A call setup software routine (not listed here) is used to detect the ringing signal. Although the Ring Detect circuit will not respond to audio signals on the line, it can sometimes be activated by pulse dialing and other switching transients. For this reason, when polling PB5 for a ring signal, it is important that the modem firmware detect that the signal is present for a minimum duration…normally one second for a ring ON interval.

## Modem or DTMF Select Circuit

**DTMF/MODEM (PB3) Signal**—The DTMF/MODEM signal is set to the low state for modem operation. A CD4066 Quad Bidirectional Switch serves to connect the TXC/DTMF analog CTU output to the modem filter for the purpose of sending the transmit carrier signal. When the DTMF/MODEM signal is changed to the high state, the TXC/DTMF signal bypasses the modem filter and is sent directly to the telephone line interface.

## **RS-232C Interface**

The RS-232C interface provides serial communication with a host computer, terminal or other information processing system. The MC1488 Line Driver and MC1489 Line Receiver are used to provide the voltage levels necessary to comply with the RS-232C serial interface standard. Note that the same Serial I/O sub-routines used in the modem application can be used with the RS-232C interface.

**TXD (PA0) Signal**—This Transmit Data signal is the serialized data output signal as received from the modem and sent to the remote terminal device.

**RTS (PA1) Signal**—This is the Request to Send handshake signal. It informs the remote terminal that the modern is ready to receive data on the RXD line.

**RXD (PA2) Signal**—This is the serialized Receive Data input signal as received from the remote terminal and sent to the modem.

CTS (PA3) Signal—This is the Clear to Send handshake signal.

It informs the modem that the remote terminal is ready to receive data over the modem TXD line.


## **Theory of Operation**

## **Answer Mode**

When receiving an incoming call, the ring voltage across telephone lines L1 and L2 activates the Ring Detect circuit. If the modem is enabled to receive incoming calls (Auto-Answer mode), a polling sequence within the modem firmware will detect the ring signal at I/O line PB5. On detecting the ring signal, the FSK filter is switched to the Answer mode by placing a low level on the Originate/Answer line (PB1). At this point, a Hook Switch signal is generated (high level) on I/O line PB4, activating the hook switch circuit within the telephone line interface module. This results in a DC current path between telephone lines L1 and L2, thus notifying the telephone company central office that a call is being answered. The received audio signal passes through a coupling transformer within the interface module and is applied to the duplexer input at the FSK filter. At this point, CTU modem firmware enables the TXC/DTMF output and transmits a high band "mark" tone (2225 Hz) to indicate acknowledgement of the call. The "calling" modem then transmits a low band "mark" tone (1270 Hz) in response, resulting in a Carrier Detect output (low level) from the FSK filter circuit on I/O Bus PB0. Once the Carrier Detect signal is received, full duplex data transfer can begin.

## **Originate Mode**

The originate mode is used by the modem originating the data transfer. To originate a call, the ON HOOK signal (PB5) is changed to a high level. This activates a relay within the Telephone Line Interface Module, allowing DC current to flow between the TIP and RING lines. This current path results in a dial tone being returned by the telephone company central office. At this point, the telephone number is dialed by either Pulse Dialing through the ON HOOK signal, or DTMF Dialing (tone dialing) by setting DTMF/MODEM high and generating tones at the TXC/DTMF output. The CTU then switches the modem filter to the Originate mode by setting PB1 high. If the call is successful, a high-band modem carrier signal will be received from the answering device and the CARRIER DETECT signal will go low. If the call is unsuccessful, the call will be cancelled by ON HOOK going low. The CTU modem firmware responds to the highband receive carrier by sending a low-band transmit carrier on the TXC/DTMF output line. At this point, full duplex data transfers can begin.





## G65SC150 Ap Note




Figure 10. Bell 103, 300 Baud Modem, With Pulse Dialing, DTMF Dialing, Ring Detect, Auto Answer and Auto Dialing






Figure A-1. Flow Chart, Modem Test Program




Figure A-2. Flow Chart, Modem Receive Routine

## Program Definitions and Initialization

## Listing A-1. CTU Internal Register Address (CTUDEF)

ORCA/M Assem	nbler 3.5	1		
0000	* FILE			
0000	******			***************************************
0000	*		ICROCIRC	*
0000	*	Tempe	, Arizon	
0000	*		G65SC1	50-CTU APPLICATION EXAMPLE
0000	* GT	E 665S	С150-СТО	App Note. 300 Baud Type 103 Modem *
0000 0000 0000	* Thi * G45	ຮູຍເວືອ	ram test	s the modem capabilities of the *
0000	* a 1 * sta	oopbac	k config	s the modem capabilities of the * ng and receiving serial data in * uration. The Bell 103 modem * with a 300 baud signaling rate. * onfigured for an 8 MHz oscillator * clock. *
0000	* The * and	G65SC	150 is c	with a 300 baud signaling rate. * onfigured for an 8 MHz oscillator * clock. *
0000	*			is ORCA/M, version 3.5 *
	*			***************************************
0000		KEEP	TESTOBJ	
		SYMBL		Don't print local symbols
0000		65C02		Enable enhanced instruction set
0000	ORG	DATA		Set program starting address
0000 0000		ORG	\$F800	Beginning of G65SC150 ROM
0000				
0000 0000 0000 0000 0000 0000 0000 0000 0000	* FILE ******* * DEF: * * * RS-2 * telo	NITION Connec 232 in Pphone	EF ******** N OF G65 ctions b terface, interfac	SC150 INTERNAL REGISTER ADDRESSES tween the CTU I/O ports and the filter, analog switch, and te are defined. 1/0 PORT A (8 BITS) RS 232 INTERFACE PA0 = TXD (0UT) PA1 = RTS (0UT) PA2 = RXD (IN) PA3 = CTS (IN) 1/0 PORT B (8 BITS) FILTER PB0 = CARRIER DETECT (0 = CARRIER) PB1 = ORIGINATE/ PB1 = ORIGINATE/ANSWER(1 = ORIGINATE) PB2 = SELF TEST (1 = SELF TEST) ANALOG SWITCH PB3 = DTMF/MODEM (1 = DTMF) TELEPHONE INTERFACE
0000 0000 0000	* *			PBJ - ON HOOK (0 - ON HOOK (0) EN/
0000 0000 0000	PC PD	GEQU GEQU	\$F2 \$F3	I/O PORT C (8 BITS) I/O PORT D (3 BITS, PDO, PD1, PD2)
0000 0000 0000 0000 0000 0000	RRC CTC CSR TIMER	GEQU GEQU GEQU GEQU	\$F4 \$F6 \$F7 \$F8	ROW/RECEIVE REGISTER (2 BYTES) COLUMN/TRANSHIT REGISTER (1 BYTE) CONTROL/STATUS REGISTER (1 BYTE) TIMER REGISTER (2 BYTES)

,

j,

## Listing A-2. Page Zero Data Assignment (PAGEZERO)

0000 0000 0000 0000 0000 0000 0000 0000 0000	COPY PAGEZERO, V10 Page zero allocation * FILE: PAGEZERO ************************************
0000	PAGEZERO DATA
0000 0000 0000 0000 0000 0000 0000 0000 0000	* COPY OF 665SC150 I/O REGISTERS CPA GEQU \$C0 PORT A CPB GEQU \$C1 PORT B CPC GEQU \$C2 PORT C CPD GEQU \$C3 PORT C CRC GEQU \$C4 ROW/RCV (TWO BYTES) CCRC GEQU \$C4 COL/XMIT CCSR GEQU \$C7 CTRL/STATUS CTIMER GEQU \$C8 TIMER (TWO BYTES)
	* MODEM BUFFTR GEQU \$CC INDEX TO BUFFER * NXTBIT GEQU \$CD NEXT BIT FROW/RCV VALUE INTBIT GEQU \$CD NEXT BIT INME SCD NEXT BIT VALUE INTGGRATED WERE WE BIT VALUE INTGGRATED WERE WE BIT VALUE THIME * NSORG GEQU \$CF BOW/RCV VALUE * NSORG GEQU \$D1 ACMUER, ORIGINATE * 0 = ANSWER * 1 = ORIGINATE * 1 = ORIGINATE * 1 = ORIGINATE SLFTST GEQU \$D2 SELF TEST SR GEQU \$D3 RECEIVE SHIFT REGISTER * (TWO BYTES)
0000 0000 0000 0000 0000 0000 0000 0000 0000	* CLOCK CLKREG GEQU \$D5 50 mS Counter * UART PSFLG GEQU \$D6 PSDAT GEQU \$D7 SEROUT GEQU \$D8 SERIN GEQU \$D8 SFFLG GEQU \$DA SPFLG GEQU \$DA

## Listing A-3. Reset Initialization Routine (CTUINZ)

0000 0000 0000 0000 0000 0000 0000 0000 0000	COPY CTUINZ,V10 Reset initialization * FILE: CTUINZ * CTUINZ - Initialize CTU internal I/O registers * ***********************************
0000 78 0001 D8 0002 A2FF 0004 9A 0005 0005 0005 A20A	RESEL ENIRY RESEL VECTORS HERE SEI SEI SEI INTERUPT MASK FLAG CLD CLEAR DECIMAL FLAG LDX #\$FF INITIALIZE STACK POINTER TXS * INITIALIZE CTU REGISTERS * INITIALIZE CTU REGISTERS Move 10 bytes
0007 0007 BD1800 000A 95EF 000C 95BF 000E CA 000F D0F6 0011	MOVE10 LDA INZTAB-1,X from table STA PA-1,X to registers STA CPA-1,X and shadows DEX BNE MOVE10
0011 0011 24F5 0013 24F9 0015 0015 0015 58 0016 0016	* CLEAR INTERNAL INTERRUPT SOURCES BIT RRC+I BIT TIMER+1 * BIT TIMER+1 * ALLOW INTERRUPTS CLI * GO TO MAIN PROGRAM
0016 4C0080 0019 0019 0019 0019 0019 FF04FF 0023 0023	* SU TO THE MAIN AND ALUES * INITIAL CTU REGISTER VALUES INZTAB DC H'FF 04 FF FF 55 55 55 20 55 557

## G65SC150 Ap Note

## Test Program Listing A-4. G65SC150 CTU Application Engineering Test Program

COPY MAIN,V10 Test program FILE \*\*\*\*\*\*\*\*\*\* 0000 MAIN - ENGINEERING TEST PROGRAM Exercises the serial and modem subroutines by transmiting a character through the TXC/DTMF analog output and receiving through the RXC input. The transmitted and received characters are compared and the program stops if there is an error. 0000 MAIN START 200080 200080 200080 A946 85F7 9C8A00 9CA500 JSR JSR JSR LDA STA STZ STZ CLKINZ Initialize Real-Time clock URTINZ Initialize UART MDMINZ Initialize Modem #%01000110 Enable interrupts CSR TXBUEP Initialize transmit messag Initialize transmit message pointer Initialize receive message pointer RXBUFP 24D6 MAIN2 BIT PSFLG Transmit data empty? AE8A00 E01A 9002 TXBUFP #TXEND MAIN3 LDX CPX BLT ' End of message? -TXBUF A200 #\$00 LDX Set pointer back to beginning BD7000 85D7 E8 8E8A00 LDA STA INX STX TXBUF,X Send character MAIN3 Point to next character TXBUFP 00229 00229 00229 0022D 0022D 0022F 00031 000334 00038 00038 A980 0406 #%10000000 Set flag to start transmiting PSFLG 24DA 10E2 MAINI BIT SPFLG MAIN2 Receive data full? RXBUFP End of buffer? #RXEND-RXBUF MAIN4 AEA500 E01A 9002 LDX CPX BLT A200 LDX #\$00 Set pointer back to beginning EJECT LDA STA CMP BNE A5DB 9D8B00 DD7000 D00A SPDAT RXBUF,X TXBUF,X ERROR MAIN4 Save character Connect? E8 8EA500 A980 14DA 80C5 INX STX LDA TRB BRA RXBUFP #%10000000 SPFLG MAIN2 Reset receive flag 80FE ERROR BRA ¥ Infinite loop for receive errors \* INTERRUPT ROUTINES ENTRY JMP ĨRQ Infinite loop for external interrupt 4C5010 ENTRY BIT PHY PHA CLI JSR JSR JSR JSC ŤMRI Timer interrupt servicing routine Clear Timer interrupt source Save registers 24F9 54 48 58 200080 200080 200080 200080 TIMER+1 Allow other interrupts Update transmit carrier frequency Update transmit bit Update Real-time clock 50 mS interval? TXMODM CNVPS CLOCK RETURN \* \* \* Insert 50 mS interrupt servicing routines here 8003 BRA RETURN ENTRY JMP BREAK 406610 Infinite loop for software interrupt \* NMI ENTRY JMP 4C6910 Infinite loop for non-maskable int. 68 FA 7A 40 PLA PLX PLY RT I RETURN Restore all registers \* Transmit TXBUF DC TXEND DS TXBUFP DS message C'ABCDEFGHIJKLMNOPQRSTUVWXYZ' 0 1 Transmit pointer C1C2C3 00 RXBUF RXEND RXBUFP DS DS DS 000000 26 0 1 Receive buffer 00 Receive pointer

### **Real-Time Clock**

Listing A-5. Initialization Subroutine (CLKINZ)

Real time clock 0000 \*\*\*\* ññññ \*\*\*\* CLKINZ - Initializes timer for modem, DTMF and clock routines. Timer will interrupt at the transmit bit rate. \* \* \*\* \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* \*\*\*\*\*\* CLKINZ START Clock constants ¥ Oscillator frequency = 8 MHzCLKCON GEQU 6667 8000000/(4\*300) Bit rate A90B 85F8 A91A 85F9 64D5 60 #(CLKCON TIMER #)CLKCON TIMER+1 CLKREG LDA STA LDA STA STZ RTS Set Timer initialize 50 mS timer

### Listing A-6. Clock Update Subroutine (CLOCK)

0000 ññññ \*\*\*\*\* \*\*\*\*\*\*\*\*\*\*\* \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* \* \* \* \* \*\* CLOCK - Updates clock. Indicates whether 50 mS has elapsed. ×× CLOCK START INC LDA CMP BCC CLKREG CLKREG #15 EXIT 50 mS elapsed? E6D5 A5D5 C90F 9002 15 times bit rate 64D5 CLKREG STZ 60 EXIT RTS C flag = 1 if 50 mS has elapsed

Listing A-7. Initialization Subroutine (URTINZ)

0000 0000 0000 0000 0000 0000 0000 0000 0000	COPY UART,V10 * FILE: UART ************************ * URTINZ - Initialize * receive. This rou * that are used to c. * program and the in *	Convert Parallel <> Serial ************************************
0000 0000 A901 0002 85D6 0004 64DA 0006 60 0007	URTINZ START LDA #%0000000 STA PSFLG STZ SPFLG RTS	1 Set transmit data to mark initialize transmit flags initialize receive flags

\*\*\*\*\* \* CNVPS - Asynchronous serial transmit. This routine called after a timer interrupt. The next serial di bit to be sent is in bit 0 of the flag register. e is data \* cal \* bit \* CNUPS START N FLAG = TDRE V FLAG = START BIT SENT Z FLAG = DATA BITS SENT C FLAG = SERIAL DATA Sending data bits? lda Pha Plp PSFLG BEQ PSDATA BVS FIRST Send Start bit? BPL EXIT Transmit data empty? LDA STA LDA BRA PSDAT loa SEROUT #%01000000 SAVFLG dat load transmit register )00 set start bit flag, data = start bit ONE STOP BIT SEROUT stop bit in, first data bit to C flag #%01000010 clear start flag, set data flag NOLAST FIRST SEC ROR EOR BRA PSDATA LSR BNE SEROUT get next data bit NOLAST Is this the stop bit? AND #%11111101 clear data flag NOLAST AND #%11111110 #\$00 C flag (tx bit) to bit 0 SAVELG STA PSFLG update flag register EXIT RTS Listing A-9. Asynchronous Serial Data Receive Subroutine (CNVSP) × \*\*\*\* NVSP - Asynchronous serial bit receive. This routine is called after a bit has been received. The bit is in bit 0 of the flag register. Start and framing errors are detected. CNUSP 

Listing A-8. Asynchronous Serial Data Transmit Subroutine (CNVPS)

	* CNVS * in * err ***SPFF * V FF * C F * C F * * * *	P - As called bit 0 ors ar LGS, B LAG, B LAG, B LAG, B LAG, E V Z	ynchronous seria I after a bit has of the flag register e detected. ************************************	been received. The bit is * ster. Start and framing * * *********************************
0000 0000 A5DA 0002 48 0003 28		lda Pha Plp	SPFLG Put in	Processor status
0004 5012 0006		BVC	START Is this	a start bit?
0006 F014 0008		BEQ	DATA Is this	a data bit?
0008 9006 000A		BCC	ERROR Framing	error if stop bit is zero
000A A5D9 000C 85DB 000E A980		LDA STA LDA	SERIN SPDAT #%10000000	Save byte Set receive full, no data
0010 0010 0010 29BD 0012 64D9 0014 C6D9 0016 800A 0018	ERROR	AND STZ DEC BRA	#%10111101 SERIN SERIN EXIT	SET START, NO DATA Initialize receive byte to \$FF
0018 0018 B0F6	START	BCS	ERROR	FALSE START IF NOT ZERO
001A 001A 0942		ORA	#%01000010	SET TO LOOK FOR DATA
001C 001C 001C 66D9 001E 8002	DATA	DS ROR BCS	0 SERIN EXIT	SHIFT START INTO BYTE SHIFT DATA DONE IF START IS SHIFTED OUT
0020 0020 29FD		AND	#%11111101	SET TO LOOK FOR STOP
0022 0022 85DA 0024 60 0025	EXIT	STA RTS	SPFLG	UPDATE FLAGS

### **Modem Routines**

Listing A-10. Bell 103 Standard Constants for Modem Transmit and Receive (MDMCON)

0000 0000 0000 0000 0000 0000 0000 0000 0000		COPY * FILE: MODE ****************** * MDMCON - N * MDMCON DATA	MODEM,V10 M ********************** lodem constants, B *******************	Modem transmit, receive ***********************************	* * *
		* OSCILLATOR * MODEM WITH	FREQ. = 8MHZ PRESCALER		
0000 0000 0000 0002	4844 8F78	* Register v * TRANSMIT FREQ DC DC	alue = 8000000/(2 SPACE, MARK I1/75,68/ I1/143,120/	*26*FREQ) ANSWER 2025,2225 ORIGINATE 1070,1270	
0004 0004 0004 0006 0008 0008	0504 6876 8040	* RECEIVE SCALE DC CENTP DC SHBIT DC	ANSWER, ORIGINAT 11/5,4 11/107,118/ H/80 40/	E 32,16 Scale receive count center frequency shift register length	
0000A 0000C 0000C 0000C	0100	NXTBUF DC RXRTE EQU RXRTE2 EQU	I1'1,0' 52 26	buffer switch bit time half bit time	



0000 0000 0000 0000 0000 0000 0000 0000	****** * MDMII * ****** MDMINZ	*****		**************************************	×
0000 0000 A90 0002 A90 0004 A90 0004 950 0008 640 0008 640 0008 850 0000 850 0000 850 0000 850	1 1 2 2 2 0 0 6	LDA STA LDA STA STZ LDA STA	#\$01 ANSORG #\$01 SLFTST BUFPTR #\$06 INTBIT	ORIGINATE MODE SELF TEST INZ RECEIVER INTBIT value eque seven minus the r of ones in SR and	humber
000E A90 0010 85E 0012 A90 0014 85E 0016	1 )3  0	LDA STA LDA STA	#\$01 SR #\$00 SR+1	(originate mode) inz shift register FALL THRU TO TXMODM	1




0000 0000 0000 0000 0000 0000		* * TXMO	DM – Tr	ransmit a	bit fr	**************************************		*****
0000		TXMODM	START					
0000			USING	MDMCON				
0000	A5D6 2901 F004	×	LDA AND BEQ	PSFLG #%000000 TX1	01 TXDATA	AT PCO	*these *lines	
0006	04F2 8006	*	TSB BRA	PC TX2			*nnes *may *be *omitted	
000A 000C 000E 0010	A901 14F2 A900	Ť×1 *	LDA TRB LDA	#%000000 PC #\$00	01		* * * *	
0010 0010 0011 0013 0015 0016	4A 05D1 45D2 2A AA	ŤX2	DS LSR ORA EOR ROL TAX	0 A ANSORG SLFTST A			*	
0017 001A 001C 001C	8556 8556 60		LDA STA RTS	FREQ,X CTC				

GTE

Listing A-13. Row/Receive Interrupt Service Routine (RRCI)

0000 0000 0000 0000 0000 0000 0000 0000 0000	* RRCI * for * * Demo *	- Int Row/R dulate	errupt s eceive c s modem *******	**************************************	* * * tpin. *
0000 0000			MDMCON		
0000 48 0001 DA 0002 5A 0003		pha Phx Phy		save registers	
0003 0003 A5F4 0005 85C4 0007 A5F5 0009 85C5		LDA STA LDA STA	RRC CRRC RRC+1 CRRC+1	SAVE TIMER REGIST CLEAR INTERRUPT S	
0008 0008 0008 A4D1 0000 BE0080	* SCAL	E RECE LDY LDX	IVE COUN ANSORG SCALE,Y	TER	
0010 0010 4A 0011 66C4 0013 CA 0014 D0FA	RR 1	LSR ROR DEX BNE	A CRRC RR1		
0014 0014 0014 A4CC 0018 B4CC 0018 B4CC 0018 B4CC 0017 38 0022 A8 0022 A8 0022 A8 0022 79 0022 79 0022 8 0022 8 002 8 002 8 0002 8 0000 8 00000 8 000000 8 00000000	* CALC	ULATE LDY STXA SBC SBC LDC SBC LDA STA TYA	TIME SIN BUFPTR NXTBUF, BUFPTR RXCB,X CRRC CRRC RXCB,X	CE LAST SAME RXC TRANSITION switch buffers AREG < RXCB - RRC RXCB < RRC	
	* DEMO	DULATE LDX SEC SBC	.CENTP,X	AREG < AREG - CENTER PER RESULT SIGN IS DATA	IOD
002E 002E 002E 2A 002F B00F	* INTE	EJECT GRATE ROL BCS	OVER ONE	BIT TIME SIGN TO CARRY FLAG ONE OR ZERO?	
002F B00F 0031 0031 24D3 0033 24D4 0035 B5D3 0035 B5D3 0037 3D0080 0036 F011		ROL ROL LDA AND BEQ	SR+1 SR,X SHBIT,X TSTBIT	SHIFT IN ZERO GET BIT SHIFTED OUT	
0037 3D0080 003A F011 003C E4CE 003E 800D 0040		INC BRA	INTBIT TSTBIT	ZERO IN, ONE OUT	
0040 0040 26D3 0042 26D4 0044 85D3 0046 3D0080 0049 D002 0048	ONE	ROL ROL LDA AND BNE	SR SR+1 SR,X SHBIT,X TSTBIT	DUPLICATE CODE FOR ONE SHI GET BIT SHIFTED OUT	FT
004B C6CE 004D		DEC	INTBIT	ONE IN, ZERO OUT	
004D 004D A5CE 004F 2980 0051 F004 0053 0053 04F2	TSTBIT	DS LDA AND BEQ	0 INTBIT #%10000 TSTA	MODEM RECEIVE AT PC7 000	*these *lines *may
0053 04F2 0055 8004	*	TSB BRA	PC TSTB		*be *omitted *
0053 04F2 0055 8004 0057 A980 0059 14F2 0058 0058 A5DA 0058 A5DA 00550 45	* тsта *	LDA TRB	#%10000 PC	000	* * *
0058 A5DA 0058 A5DA 0050 4A 005E A5DA 0050 24CE 0050 24CE 0052 3004 0062 3004	TSTB	DS LDA LSR LDA BIT BMI	0 SPFLG SPFLG INTBIT TST1	SAVE PREVIOUS DATA IN C FL	* AG
0064 29FE		AND BRA	#%11111 TST2	110	
0068 0068 0901 006A	TST1	ORA	#%00000	001	
006A 85DA 006C 8942 006E D012 0070	TST2	STA BIT BNE	SPFLG #%01000 SAMPLE	010 LOOKING FOR START	BIT?
0070 0070 24CE 0072 302A 0074 0020	* LOOK STRBIT	FOR S BIT BMI	TART TRA INTBIT EXIT	NSITION DATA SPACE?	
0074 9028	SBITI	BCC	EXIT	PREVIOUS DATA MARK?	
0073 A5C5 0078 E900 007A 85CD 007C A902 007E 04DA 0080 801C 0082		LDA SBC STA LDA TSB BRA	CRRC+1 #RXRTE2 NXTBIT #%00000 SPFLG EXIT	C FLAG = 1 010	



0082 0082 0082 0084 0086 0088	A5CD C5C5 3016	* Sampi Sample			TIME	то	NXTBIT SAMPLE?	: RRC	
0088 0088 008A	E900 85CD A5DA 2901 0A F004	* SET !	NEXT S SBCA STA LAND ASSLA BEQ	AMPLE TIN #RXRTE NXTBIT SPFLG #%000000 A DATA1	RXDA	ra a'		< NXTBIT *these *lines *may *be	- RXRATE
0093 0095 0097	04F2 8004	*	TSB BRA	PC DATA2				*omitted * * *	
0097 0099 0099	A902 14F2	DATA1	LDA TRB	#%000000 PC	10			* *	
009B 009B 009E	200080	DATA2	DS JSR	0 CNVSP	save	ьit		×	
009E 009F 00A0 00A1 00A2	7A FA 68 40	EXIT	PLY PLX PLA RTI						

### **DTMF and Pulse Dialing**

Listing A-14. Initialization Routine (DLINZ)

0000 0000 0000	COI * FILE: D	PY DIAL,V10 IAL	DTMF and pulse dialing
0000 0000 0000 0000 0000 0000 0000	* DLINZ - * The CTI * and di *	Pulse and DTMF dial J Row and Column rec git buffers are init	* ling initialization. * jisters are cleared * tialized. *
0000	DLINZ ST	ART	
0000 0000 64F4 0002 64F5 0004 64F6	ST ST	Z RRC+1	ow and Column registers
0004 9C8D00 0009 9C8E00 0009 60	ST ST ST	2 DLDIGIT initiali 2 DIALFLG initiali	ize digit buffer ize working storage

# Listing A-15. Interrupt Service Routine for Pulse and DTMF Dialing (DIAL)

000D 000D 000D 000D 000D 000D 000D	* DIAL * pul *	- 50 se or	r ************************************
000D 000D 000D 000D	DIAL	ENTRY	(
000D 000D AD8E00 0010 300B 0012		LDA BMI	DIALFLG dialing in progress? SEND
0012 AD8D00 0015 1055 0017		LDA BPL	DLDIGIT another digit? EXIT
0017 8D8E00 001A 9C8D00 001D		STA	DIALFLG dial this digit DLDIGIT clear buffer for next digit
001D 2C8E00 0020 8920 0022 501D 0024	SEND	BIT BIT BVC	DIALFLG pulse or DTMF? #X00100000 inter digit pause? PULSE
0024 0024 D013 0026	TONE	BNE	STOP
0026 290P 0028 AA		AND TAX	#%00001111 get digit
0029 BD 6000 002C 85F4 002E BD 7000 0031 85F6 0033 A920 0035 0C8E00 0038 60 0039 0		LDA STA LDA STA LDA TSB RTS	FROW,X send tones RRC COL,X CTC #%00100000 set inter-digit pause DIALFLG
0039 0039 64F6 0038 64F4	STOP	STZ STZ	CTC tones off RRC
003D 003D 9C8E00 0040 60	CLEAR	STZ RTS	DIALFLG clear flags

# G65SC150 Ap Note

### Listing A-15. (continued)

0041 0041 D01F	PULSE	EJECT BNE	IDP	:	
0043 0043 890F 0045 F016	10232	BIT	#%00001 STIDP		git pause? zero?
0047				toggle O	N HOOK
0047 A5C1 0049 4920 0048 85C1 004B 85C1 004F 8920 0051 F019		EOR STA STA	CPB #%00100 CPB PB		
004F 8920 0051 F019 0053		BIT BEQ	#%00100 EXIT		on hook?
0051 F019 0053 0053 CE8E00 0056 AD8E00 0059 890F		DEC LDA BIT	DIALFLG DIALFLG #%00001	111	decrement zero?
0058 D00F		BNE	EXII		
005D A9AF 005F 8D8E00 0062	STIDP	LDA STA	#%10101 DIALFLG		start inter-digit pause
0062 CE8E00 0065 AD8E00 0068 890F 0068 F0D1	IDP	DEC LDA BIT BEQ	DIALFLG DIALFLG #%00001 CLEAR	111	decrement zero?
003C 003C 60 003D	EXIT	RTS EJECT			
003D 003D	* DTMF * 101	DIGIT		- SAME AS	8860, 8870
006D 006D 006D	* +	102 10	++ 3   D	R1	
006D 006D 006D	* 1 7	2   5   8	6   E   9   F   C   0	R2 R3 R4	
004D 004D 004D	* OSCI * Regi	LLATOR ster v	FREQUEN	CY = 8.0 000000/(2	MHz *26*FREQ)
003D 003D 003D	* ROWS R1	EQU	220	697	
004D 004D	R1 R2 R3 R4	EQU EQU EQU EQU	220 199 180 162	697 770 852 941	
006D 006D 006D	* COLU	MNS EQU EQU	126	1209	
004D 004D 004D	C1 C2 C3 C4	EQU EQU EQU	114 103 93	1209 1336 1477 1633	
004D 004D 004D	* DTMF	Matri	×		
0030	* Row FROW	tones DS DC		1 R1 R1/	0123
006D A2DCDC 0071 C7C7C7 0075 B4B4A2 0079 A2DCC7			II R2 R	1,R1,R1 2,R2,R3 3,R4,R4 1,R2,R3	0123 4587 89AB CDEF
007D	<u>≭</u> _Colu			1,82,83	
007D 007D 007D 5D7E72 0081 7E7267 0085 726772	* Colu FCOL		11/C4,C 11/C1,C	1,C2,C3 2,C3,C1 3,C2,C1 4,C4,C4	0123 4567 87AB
0085 /28//2 0089 675D5D 008D		DC DC	11,C3,C	3,C2,C1 4,C4,C4	CDEF
008F	DLDIGI * * Bits		1 Digit t	dialed h	gram stores digit to be ere. ed. Digit zero
003E 008E 008E 008E 008E	* * Bit *	6	Dialing	mode tia	changed to ten. o:
008E 008E 008E	¥Bit' ¥	7	Digit f	i = DTMF lag:	
008E 008E	×			$0^{-}$ = buff 1 = buff	er full
008E 00 008F 008F	DIALFL	G DS	1	working	storage for interrupt routine

#### Listing A-16. Interrupt Vectors

0000	*	COPY	VECTOR,V10	Interrupt vectors
0000	VECTOR	START ORG	\$FEF0	
0000	RXBUF	ENTRY		
0000 000000 0010		DS ORG	16 \$FFEC	
0010 0080		DC	A'NMI' A'RESET'	
0012 0080 0014		DC ORG	\$FFF8	
0014 0080 0016 0080			A'RRCI' A'IRQ'	
0018 0080		DC	A'TMRI'	
001A 0080		DC	A'BREAK'	

#### Listing A-17. Program Global Symbol Table

RXRTE         0034         4         RXRTE2         001A         4         SCALE         F935         4         SERIN           SEROUT         000B         3         SHBIT         F939         4         SLFTST         00D2         3         SPDAT           SPFLG         00DA         3         SR         00D3         TIMER         00D78         2         TMRI           TXM0DM         F953         URTINZ         F8DF         VECTOR         FEF0         0	00DA 3 SR	F939 4 SLFT 00D3 3 TIME
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-----------	----------------------------

Program starts at \$F800 and is \$0800 bytes long.

#### Appendix B—The G65DS-150 Evaluation Board

When developing a CTU-based system, it is imperative that the design engineer have a convenient means for not only prototype development and debugging, but also for software development. The G65DS-150 Evaluation Board serves this purpose by providing G65SC150 CTU emulation during the various phases of system hardware and software development. Features include (See Figure B-1):

Global Symbol Table:

- Socket for G65SC150 CTU
- 2K × 8 EPROM or RAM
- Internal oscillator (3 to 16 MHz)
- Vector translation logic
- Configuration switches for function selection
- 40-pin socket for connection to an In-Circuit Emulator
- 68-pin grid array header for connection to the prototype system

The Evaluation Board's G65SC150 CTU replaces the prototype system's CTU during the development and emulation phase. During initial development, the Evaluation Board is normally used in conjunction with an In-Circuit Emulator. When using the In-Circuit Emulator, the CTU must be operated in the peripheral mode. In this way, the Emulator serves to replace the CTU's internal G65SC150 CTU function...including its full instruction set.

In this mode, the CTU's internal microprocessor is disabled, allowing the Emulator's debugging and software development capabilities to be used within the designer's CTU-based system.

When using the Evaluation Board, the CTU's internal ROM can be disabled during software development and replaced by a  $2K \times 8$  EPROM or RAM (designer's choice) on the Evaluation Board. This allows the designer's program to be easily debugged and modified prior to committing the code to the CTU's maskprogrammed ROM. Normally, RAM storage is used during initial program development. Once the program is partially debugged, the RAM can be replaced with the less volatile EPROM for continued evaluation.

The Evaluation Board's Vector Translation Logic is used to translate address vectors as generated by the In-Circuit Emulator's G65SC00 microprocessor. This translation makes all vector addresses consistent with the G65SC150 CTU format.

Once the prototype system and software has been partially debugged, the In-Circuit Emulator is normally disconnected, the CTU internal microprocessor is enabled, and the CTU is switched from the peripheral mode to the CTU mode. At this point, the Evaluation Board appears as a full-functioning CTU to the designer's prototype system. The EPROM will continue to be used until development is complete and the CTU ROM is masked for final coding.

For further information on the GTE G65DS-150 Evaluation Board, feel free to call your nearest GTE Microcircuits representative.

# G65SC150 Ap Note




Figure B-1. G65DS-150 Evaluation Board Block Diagram

# **Material List**

### G65DS-150 Evaluation Board


ltem No.	Qty	P/N Description	Ref. Desig.	Notes
1	1	PWB 3001 C		
2	1	65SC150 JEDEC C Package	UA1	GTE
3	1	65SC02 (Not Supplied)	UB4	
4	1	5128 2K × 8 CMOS RAM	UB7	OKI
5	1	74HC00 Quad 2-Input NAND	UC7	
6	1	74HC04 Hex Inverter	UD3	
7	1	74HC08 Quad 2-Input AND	UD5	
8	1	74HC14 Hex Schmitt Trigger	UC6	
9	1	74HC20 Dual 4-Input NAND	UD4	
10	1	74HC30 8-Input NAND	UC5	
11	2	74HC74 Dual D-Type Flip-Flops	UD2, UD6	
12	1	74HC133 13-Input NAND	UC3	
13	1	74HC175 Quad D-Type Flip-Flops	UD1	
14	3	74SC245 Octal Transceiver	UA4, 5, 7	
15	1	74HC4002 Dual 4-Input NOR	UC4	
16	1	PAL16L8A Programmable Array Logic	UC1	
		Resistors (1/4W 5%)		
17	1	3.3К	R2	
18	8	4.7K	R5-R8, R11-R14	
19	1	18K	R1	
20	1	100 ohm	R4	
21	1	51K	R3	
22	2	10K	R9, R15	
23	1	10M	R10	
		Capacitors	And a second	
24	17	0.022 µF Axial Ceramic	C3-C20	
25	1	3.3 µF 15V Tant	C1	


Item No.	Qty	P/N	Description	Ref. Desig.	Notes
26	1		4.7 μF 15V Tant	C2	
27	1		22pfd SilverMica	C22	
28	1		33pfd SilverMica	C21	
29	1		Push. SW TP12-H8-V3-B-E	SW1	C&K
30	1		5 × 1 DIP SW 76SB0 5	SW2	Grayhill
31	2		40 Pin R/A Male Header 609-4007	J1, J2	Ansley
32	1		Terminal Block 2 Screw ED100/2DS	TB1	EURO-DI
33	9		14 Pin DIP Socket	C4-C7, D2-D6	
34	2		16 Pin DIP Socket	C3, D1	
35	4		20 Pin DIP Socket	A4, A5, A7, C1	
36	1		24 Pin Socket	B7	
37	1		40 Pin Socket	B4	
38	1		68 Plastic Chip Carrier Socket	A1	
39	3		Option Selection Post for R/W Select	TB2-A, B, C	
40	1		Crystal 3.58 MHz HC-18/U	Y1	
41	5		Rubber Stick-on Feet		
42	3		1N4002 Diode	CR1, CR2, CR3	
43	1		Transistor 2N 3904	Q1	

### G65DS-150 Cable

item No.	Qty	P/N Description	Ref. Desig.	Notes
1	2	40 Pin Ribbon Connectors		
2	2	8″ Long 40 Conductor, Woven Wire, 24 Gage		
3	2	72 Pin, Pin Grid Arrays PPS-72-AG1 D		Auga

### Figure B-2. G65DS-150 Evaluation Board Material List











**Microcircuits** 

.

# **Quality Assurance**

GTE Microcircuits' philosophy on Quality Assurance is to produce the highest quality and most reliable product possible...using the latest in technologies, instrumentation and procedures.

And at GTE Microcircuits we are continually striving to not only improve quality, but refine the empirical and statistical methods by which we measure quality and establish reliability. It is our goal to lead the way...setting standards for quality that are unsurpassed within the industry.





Figure 1. Process and Quality Checks


# **GTE Product Quality**

Product quality is the ability of a product to perform as expected...to conform to its design specification without exception. It is a characteristic that must be consciously built into the product. And it starts with:

Quality Materials from Quality Vendors—Becoming a GTE supplier of raw materials is not easy. To become an approved vendor, one must first meet and maintain stringent standards and be willing to participate in periodic material specification reviews. During each review, materials such as wafers, masks and other piece parts are introduced into the manufacturing process through controlled experiments. The effect of these materials on overall quality and product reliability is evaluated by "split-lot" testing methods. At GTE, incoming inspection is a vital part of the quality program. Materials such as wafers and photomasks are inspected at a "receiving" gate.

**Critical Checkpoints at the Photomask Stage**—GTE processing maintains three critical inspection "gates" at the photomask stage. Each of these three gates involve visual inspections to not only guarantee correct mask alignment, but to check that critical dimensions fall within specified limits. See Figure 2.





Quality Monitors During Diffusion and Implantation— Quality monitors are used during diffusion and implantation processes. These monitors provide for Capacitance/ Voltage (CV) measurements. CV analysis is a useful tool... providing measurements of how much phosphorus or boron is being "doped" into each wafer. Furthermore, CV analysis is used during the diffusion process to monitor oxide quality and system cleanliness. Another means of controlling quality consists of sheet resistance and layer thickness measurements. These measurements are continuously monitored and compared against established criteria.

**Quality Monitors During Test and Assembly**—Once wafer processing has been completed, the wafers are sent to the test area for electrical probing. Wafer probing consists of a 100 percent functional and parametric test of each wafer in preparation for final assembly.

During the assembly process, Quality Assurance procedures require various audit points. See Figure 3. At least three audit points involve optical inspections at critical stages within the assembly process. These inspections ensure:

- Each wafer has been correctly and fully probed.
- Damage has not occurred as each wafer is sawed, cleaned and broken into individual dice.
- Quality is maintained during die attachment to the package and during wire bonding.

Once packaging has been completed, and the devices have been sealed, each ceramic and cerdip package is required to undergo a 100 percent gross leak test. And as a further check of package hermeticity, a sample fine leak test is conducted as a final check in the assembly process. At this point, each device is ready for final electrical (DIP) testing where worst case voltage and timing tests are performed.

Following DIP testing, all products are marked and, depending on the product, subjected to burn-in screening. Temperatures and burn-in times vary with product type and individual product specification. During the burn-in period, both voltage and temperature stresses are applied to weed out all possible "infant mortalities."


**The Measure of Quality**—At a given "window" in time, the number of parts which fail to meet specification can be expressed as a percentage or as PPM (Parts-Per-Million).

Example: 1.0% = 10,000 PPM 0.01% = 100 PPM

# **GTE Product Reliability**

Product reliability is measured by the ability of a product to perform an intended function (conformance to specification) for a given period of time, and under specified environmental conditions.

To establish and maintain the highest standards of reliability, and to monitor the continued effectiveness of the production process and quality controls, GTE Microcircuits maintains an ongoing reliability assessment program as shown in Figure 4. A very important test within the reliability program is the "life test." This test is carefully designed to ensure specified component lifetime and to provide a prediction of failure rates.



# Figure 3. Quality Control Gates/Inspections

**The Measure of Reliability**—Reliability is measured as the number of units failing (or predicted to fail) in a given time period, and is typically expressed as a percent per 10<sup>3</sup> device-hours, or as "FITS" (Fails per 10<sup>9</sup> Hours). A more definitive description of "failure rate" is as follows:

Failure Rates—Failure Rate is an alternative expression to MTTF (Mean Time To Failure). It is expressed, through statistical techniques, as the probability that a given product or component will fail within a given period of time and within specified environmental conditions. Failure





Figure 4. GTE Quality Assurance and Reliability Program



Rates may be presented in various ways, the more common being as follows:

TERM	SYMBOL	FAILS PER	EXPRESSED AS
Failure Rate	FR	10 <sup>₅</sup> Device Hours	% per 1000 Device Hours
Failure Units	FITS	10º Device Hours	FITS
Average Fail Rate	λ	10 <sup>6</sup> Device Hours	
Mean Time To Failure	MTTF		
or	or	—	Time: Hours Years
Mean Time Between Failures	MTBF		Teals

The above failure-related terms may be interchanged according to the following relationship:



The familiar bathtub curve of product lifetime shows the regions of Infancy, Useful Product Life, and Wearout. These regions can be defined as follows:

**Infancy**—This region is the burn-in period. It is used to detect and eliminate early failures. Infant mortality is caused by early failure of weak components or is due to non-random events or causes. These conditions can cause early high failure rates which will fall off rapidly with time. Infant mortality is a quality-related issue.

**Useful Product Life**—Failures during product "middle age" are due to random causes which occur at random intervals, but with a fairly constant average rate of failure over a specified time period. Such failure rate is a reliability-related issue.

**Wearout**—Wearout normally occurs after a long period of useful life. During the Wearout period, failure rates will rise rapidly and failures will occur quite frequently. This marks the end of useful product life.

### **Customer Service is a QA Philosophy**

GTE's Quality Assurance organization maintains a continuing awareness and concern about GTE product reliability. This concern extends far beyond our internal QA procedures and the examination of products that do not meet internal specifications. Although life tests are an effective check of product reliability, the crucial test begins after the parts have been installed into customer systems. Once in the customer environment, GTE's Quality Assurance program continues by monitoring and reacting to customer problems. Customer product experience is a vital link to our QA program.

### **Reliability Assessment Program**

The purpose of this program is to provide a comprehensive and systematic procedure for the assessment of device reliability and product improvement.

This program includes the interdependent functions of Life Testing, Failure Analysis, and Special Evaluations as may be required. The program is an adjunct to our standard QA Qualification program, and serves as a follow-on effort for ongoing (generic) quality/reliability conformance verification. New product qualifications are conducted on die, process technologies, packages, process/design changes, new materials.

Product life testing is the primary means for determining reliability assessments. Devices are subjected to thermal stress to accelerate failure mechanisms. Data obtained from high temperature tests (typically +125°C) are "derated" to 50°C for the prediction of device failure rates. Life testing is performed as part of:

- New product qualifications
- Existing product verification (generic)
- The program to determine and monitor failure rates
- The program to determine infant mortality and failure rate predictions

New products are subjected to life testing as part of their acceptance qualification prior to being approved for standard production.

Each die process technology is routinely subjected to life tests. This is done by a rotating sampling of (generic) die types which represent each specific technology.

# **Failure Analysis**


Devices which fail standard life tests or any other special testing are analyzed to determine the failure mechanism and cause. Each failure is classified and recorded. This information adds to our data base, aids in monitoring trends, and also provides the basic information for Pareto analysis, etc. These data are then summarized and published periodically...thus providing important information for ongoing product improvement programs. Furthermore, specific failure data are reported to appropriate groups (e.g., Design, Process Engineering, etc.) so that corrective action can be taken. It is this feedback

of failure analysis information which leads to improvements in testing, design and processing.

# Intensive Failure Analysis… Let's Take a Look!

It can be said that analytical procedures are the reverse of the manufacturing process. Unacceptable devices are examined physically, optically and electrically on an individual basis. After identifying what caused the failure, Reliability Engineering analyzes the cause. The Microanalysis Laboratory at GTE Microcircuits is dedicated to failure analysis. This capability involves sensitive equipment which offers extensive analysis and problem solving capabilities. It is through precise optical and chemical analysis that miniscule metal lines and submicron geometries can be analyzed.

**Optical Microscopes Provide Close-Up Color Photos**— High power optical inspections are carried out with a Zeiss Ultaphot III® microscope. Cesium or halogen light sources, polarized light, interference contrast, and conventional bright field are among the techniques available. Extended magnification ranges of 10X to 1600X are used in combination with a 4" × 5" color photo format.



Cross Sectioning Provides a Detailed View of Internal Flaws—Cross sectioning is used extensively during failure analysis. Samples are cast in epoxy, cut or ground to the plane of interest, and then lapped and polished to a mirror-like surface. Cracks, voids and other internal flaws are easily observed in this way. Semiconductors can be stained to reveal junction depths or bulk defects. Samples can be observed by optical microscopy or with the SEM.




X-Ray Spectrometers Add Versatility to the SEM—Two x-ray spectrometers are attached to the SEM, thus allowing chemical analysis of the sample being observed. Chemical analysis is performed on a volume of material 1-2 micrometers in diameter where the electron beam strikes the sample. A large area can be analyzed by "rastering" the beam or a single spot analyzed by holding the beam stationary. X-ray maps can also be made which show the spatial distribution of an element within a sample. Energy Dispersive X-ray Spectrometry (EDS) is done with a Kevex Corporation system. Elements with atomic numbers of 11 (Sodium) and higher can be detected down to approximately 0.1% by weight. Extensive software exists for x-ray data analysis and processing.


Wavelength Dispersive X-ray Spectrometry (WDS) is performed with a Microspec WDX-2A®. Elements down to atomic number 5 (Boron) can be detected with a sensitivity of approximately 100 PPM. This system is primarily qualitative in nature and can also produce x-ray maps. -





**GTE's Scanning Electron Microscope**—GTE's scanning electron microscope (SEM) is a vital instrument for visual failure analysis. The Cambridge Stereoscan 250® is capable of magnifications from 10X to 100,000X. Samples as large as an entire five-inch wafer can be accommodated intact with full 90° tilt and 360° rotation. In addition to the normal secondary electron image system, a high efficiency back scattered electron detector, cathodoluminescence detector, and specimen absorbed current system are fitted.






# 6 Packaging Information





Microcircuits

# **Packaging Information**



Plastic Leaded Chip Carrier





N = NO. LEADS

20-LEAD PLASTIC CARRIER					
SYM-	INCHES		MILLIMETERS		
BOL	MIN	MAX	MIN	MAX	
Α	0.165	0.180	4.20	4.57	
A1	0.090	0.120	2.29	3.04	
С	0.020	-	0.51		
D	0.385	0.395	9.78	10.03	
D1	0.350	0.356	8.890	9.042	
D2	0.200 REF		5.08 BSC		
E	0.385	0.395	9.78	10.03	
E1	0.350	0.356	8.890	9.042	
E2 -	0.290	0.330	7.37	8.38	
е	0.05	0 TYP	1.27 TYP		
J	-	0.020		0.51	
J1	0.042	0.048	1.067	1.219	
м	0.026	0.032	0.661	0.812	
N	20		2	0	
Р	0.013	0.021	0.331	0.533	
Z	0.042	0.056	1.07	1.42	


	28-LEAD PLASTIC CARRIER					
SYM-	INC	HES	MILLIN	ETERS		
BOL	MIN	MAX	MIN	MAX		
A	0.165	0.180	4.20	4.57		
A1	0.090	0.120	2.29	3.04		
С	0.020	-	0.51	-		
D	0.485	0.495	12.32	12.57		
D1	0.450	0.456	11.430	11.582		
D2	0.300	REF	7.62 BSC			
E	0.485	0.495	12.32	12.57		
E1	0.450	0.456	11.430	11.582		
E2 •	0.390	0.430	9.91	10.92		
е	0.050	) TYP	1.27 TYP			
J	-	0.020	-	0.51		
J1	0.042	0.048	1.067	1.219		
м	0.026	0.032	0.661	0.812		
N	28		2	8		
Р	0.013	0.021	0.331	0.533		
Z	0.042	0.056	1.07	1.42		

	44-LEAD PLASTIC CARRIER					
SYM-	INCHES		6 MILLIMETE			
BOL	MIN	MAX	MIN	MAX		
Α	0.165	0.180	4.20	4.57		
A1	0.090	0.120	2.29	3.04		
С	0.020	-	0.51	-		
D	0.685	0.695	17.40	17.65		
D1	0.650	0.656	16.510	16.662		
D2	0.50	REF	12.70 BSC			
E	0.685	0.695	17.40	17.65		
E1	0.650	0.656	16.510	16.662		
E2	0.590	0.630	14.99	16.00		
е	0.05	) TYP	1.27 TYP			
J	-	0.020	-	0.51		
J1	0.042	0.048	1.067	1.219		
м	0.026	0.032	0.661	0.812		
N	44		4	4		
Р	0.013	0.021	0.331	0.533		
z	0.042	0.056	1.07	1.42		

68-LEAD PLASTIC CARRIER					
	1		r		
SYM-	INC	HES	MILLIN	ETERS	
BOL	MIN	MAX	MIN	MAX	
Α	0.165	0.200	4.20	5.08	
A1	0.090	0.130	2.29	3.30	
С	0.020		0.51		
D	0.985	0.995	25.02	25.27	
D1	0.950	0.958	24.130	24.330	
D2	0.800	REF	20.32 BSC		
Е	0.985	0.995	25.02	25.27	
E1	0.950	0.958	24.130	24.333	
E2	0.890	0.930	22.61	23.62	
е	0.050	) TYP	1.27 TYP		
J	-	0.020		0.51	
J1	0.042	0.048	1.067	1.219	
м	0.026	0.032	0.661	0.812	
N	68		6	8	
Р	0.013	0.021	0.331	0.533	
Z	0.042	0.056	1.07	1.42	

84-LEAD PLASTIC CARRIER						
SYM-	INCHES		M- INCHES MILLIMETER		ETERS	
BOL	MIN	MAX	MIN	MAX		
Α	0.165	0.200	4.20	5.08		
A1	0.090	0.130	2.29	3.30		
С	0.020	-	0.510			
D	1.185	1.195	30.10	30.35		
D1	1.150	1.158	29.210	29.413		
D2	1.000 REF		25.40 BSC			
E	1.185	1.195	30.10	30.35		
E1	1.150	1.158	29.210	29.413		
E2	1.090	1.130	27.69	28.70		
е	0.05	0 TYP	1.27	TYP		
J		0.020	-	0.51		
J1	0.042	0.048	1.067	1.219		
м	0.026	0.032	0.661	0.812		
N	84		8	4		
P	0.013	0.021	0.331	0.533		
Z	0.042	0.056	1.07	1.42		

### Leaded Ceramic Chip Carrier



28-LEA	D CERAMI	CARRIER	
INC	HES	MILLIM	IETERS
MIN	MAX	MIN	MAX
0.035	0.045	0.89	1.14
-	0.180	-	4.51
0.050	0.075	1.27	1.90
0.020	0.025	0.51	0.64
0.020		0.51	-
0.420	0.440	10.67	11.18
0.480	0.500	12.19	12.70
0.3	00	7.62	
0.395	0.425	10.03	10.80
0.420	0.440	10.67	11.18
0.480	0.500	12.19	12.70
0.3	00	7.62	
0.395	0.425	10.03	10.80
0.050	BSC	1.27	BSC
0.040	BSC	1.02	BSC
0.015	0.025	0.38	0.64
0.040 BSC		1.02	BSC
0.015	0.025	0.38	0.64
0.065 REF		1.66 REF	
2	8	2	8
0.010	0.030	0.25	0.76
	INC MIN 0.035 0.020 0.020 0.420 0.480 0.480 0.480 0.480 0.480 0.480 0.480 0.480 0.480 0.480 0.495 0.050 0.040 0.015 0.040 0.015 0.040 0.015	INCHES           MIN         MAX           0.035         0.045           -         0.180           0.050         0.075           0.020         -           0.420         0.440           0.480         0.500           0.420         0.440           0.430         0.425           0.420         0.440           0.430         0.500           0.300         0.395           0.425         0.425           0.050 BSC         0.040 BSC           0.015         0.025           0.040 BSC         0.015           0.015         0.025           0.040 BSC         0.25           0.050 BSC         0.25           0.050 BSC         0.25	MIN         MAX         MIN           0.035         0.045         0.89           -         0.180         -           0.050         0.075         1.27           0.020         0.025         0.51           0.020         -         0.51           0.420         0.440         10.67           0.480         0.500         12.19           0.395         0.425         10.03           0.420         0.440         10.67           0.480         0.500         12.19           0.395         0.425         10.03           0.420         0.440         10.67           0.480         0.500         12.19           0.305         0.425         10.03           0.050         BSC         1.27           0.040         BSC         1.02           0.015         0.025         0.38           0.040         BSC         1.02           0.015         0.025         0.38           0.066         REF         1.66           28         2         2


N = NO. LEADS


	44-LEA	DCERAMIC	CARRIER	
SYM-	INC	HES	MILLIN	ETERS
BOL	MIN	MAX	MIN	MAX
A	0.035	0.045	0.89	1.14
A1	-	0.200	-	5.08
A2	0.070	0.095	1.78	2.41
8	0.020	0.025	0.51	0.64
С	0.020	-	0.51	-
D	0.620	0.640	15.75	16.26
D1	0.680	0.700	17.27	17.78
D2	0.5	500	12.70	
D3	0.485	0.530	12.32	13.46
E	0.620	0.640	15.75	16.26
E1	0.680	0.700	17.27	17.78
E2	0.5	500	12.70	
E3	0.485	0.530	12.32	13.46
е	0.050	BSC	1.27	BSC
h	0.040	BSC	1.02	BSC
h1	0.015	0.025	0.38	0.64
j	0.040 BSC		1.02	BSC
j1	0.015	0.025	0.38	0.64
L	0.065 REF		1.66	REF
N	4	4	4	4
R	0.010	0.030	0.25	0.76

68-LEAD CERAMIC CARRIER					
SYM-	INC	HES	MILLIN	ETERS	
BOL	MIN	MAX	MIN	MAX	
A	0.035	0.045	0.89	1,14	
A1	-	0.200	-	5.08	
A2	0.070	0.095	1.78	2.41	
В	0.020	0.025	0.51	0.64	
С	0.020	-	0.51	-	
D	0.920	0.940	23.37	23.88	
D1	0.980	1.000	24.89	25.40	
D2	0.800		20.32		
D3	0.600	0.630	15.24	16.00	
E	0.920	0.940	23.37	23.88	
E1	0.980	1.000	24.89	25.40	
E2	0.8	00	20.32		
E3	0.600	0.630	15.24	16.00	
е	0.050	BSC	1.27	BSC	
h	0.040	BSC	1.02	BSC	
h1	0.015	0.025	0.38	0.64	
j	0.040	BSC	1.02	BSC	
j1	0.015	0.025	0.38	0.64	
L	0.065 REF		1.66 REF		
N	6	8	e	8	
R	0.010	0.030	0.25	0.76	

	84-LEAD CERAMIC CARRIER					
SYM-						
BOL	MIN	MAX	MIN	MAX		
Α	0.035	0.045	0.89	1.14		
A1	-	0.200	_	5.08		
A2	0.070	0.095	1.78	2.41		
в	0.020	0.025	0.51	0.64		
С	0.020	-	0.51	-		
D	0.990	1.010	25.15	25.65		
D1	1.180	1.200	29.5	30.48		
D2	1.0	00	25.40			
D3	0.600	0.630	15.24	16.00		
E	0.990	1.010	25.15	25.65		
E1	1.180	1.200	29.97	30.48		
E2	1.0	000	25.40			
E3	0.600	0.630	15.24	16.00		
е	0.050	BSC	1.27 BSC			
h	0.040	BSC	1.02 BSC			
h1	0.015	0.025	0.38	0.64		
j	0.040 BSC		1.02 BSC			
j1	0.015	0.025	0.38	0.64		
L	0.065 REF		1.66	REF		
N	84		8	4		
R	0.010	0.030	0.25	0.76		

### . . . . .





14-PIN PACKAGE				
SYM-	INC	HES	MILLIN	METERS
BOL	MIN	MAX	MIN	MAX
Α	-	0.200	-	5.08
b	0.014	0.023	0.36	0.58
b1	0.030	0.070	0.76	1.78
с	0.008	0.015	0.20	0.38
D	_	0.785	-	19.94
E	0.220	0.310	5.59	7.87
E1	0.290	0.320	7.37	8.13
е	0.100	BSC	2.54 BSC	
L	0.125	0.200	3.18	5.08
L1	0.150	-	3.81	-
Q	0.015	0.060	0.38	1.52
S		0.098	-	2.49
S1	0.005	_	0.13	
S2	0.005	-	0.13	_
α	0°	15°	0°	15°

16-PIN PACKAGE				
SYM-	INCHES		MILLIMETERS	
BOL	MIN	MAX	MIN	MAX
A	-	0.200	-	5.08
b	0.014	0.023	0.36	0.58
b1	0.030	0.070	0.76	1.78
С	0.008	0.015	0.20	0.38
D		0.840	-	21.34
E	0.220	0.310	5.59	7.87
E1	0.290	0.320	7.37	8.13
e	0.100	BSC	2.54 BSC	
L	0.125	0.200	3.18	5.08
L1	0.150	-	3.81	-
Q	0.015	0.060	0.38	1.52
S	-	0.080		2.03
<b>S</b> 1	0.005	-	0.13	-
S2	0.005	_	0.13	-
α	0°	15°	0°	15°

[	18-PIN PACKAGE					
SYM-	INC	HES	MILLIMETERS			
BOL	MIN	MAX	MIN	MAX		
A	-	0.200	-	5.08		
b	0.014	0.023	0.36	0.58		
b1	0.030	0.070	0.76	1.78		
с	0.008	0.015	0.20	0.38		
D	-	0.960	-	24.38		
E	0.220	0.310	5.59	7.87		
E1	0.290	0.320	7.37	8.13		
e	0.100	BSC	2.54 BSC			
L	0.125	0.200	3.18	5.08		
L1	0.150	-	3.81			
Q	0.015	0.060	0.38	1.52		
S	-	0.098		2.49		
S1	0.005	-	0.13			
S2	0.005	-	0.13	-		
α	0°	15°	0°	15°		

	20-PIN PACKAGE					
SYM-	INC	HES	MILLIMETERS			
BOL	MIN	MAX	MIN	MAX		
Α	-	0.200	-	5.08		
b	0.014	0.023	0.36	0.58		
b1	0.030	0.070	0.76	1.78		
с	0.008	0.015	0.20	0.38		
D	-	1.060		26.92		
E	0.220	0.310	5.59	7.87		
E1	0.290	0.320	7.37	8.13		
е	0.100	0.100 BSC		BSC		
L	0.125	0.200	3.18	5.08		
L1	0.150	-	3.81	-		
Q	0.015	0.060	0.38	1.52		
S	-	0.080	-	2.03		
S1	0.005	-	0.13	-		
S2	0.005	-	0.13			
α	0°	15°	0°	15°		

	2	2-PIN PACH	AGE	
SYM-	INC	INCHES		ETERS
BOL	MIN	MAX	MIN	MAX
Α	_	0.225	-	5.72
b	0.014	0.023	0.36	0.58
b1	0.030	0.070	0.76	1.78
с	0.008	0.015	0.20	0.38
D	-	1.260	-	32.00
E	0.350	0.390	8.89	9.91
E1	0.390	0.420	9.91	10.67
е	0.100	BSC	2.54 BSC	
L	0.125	0.200	3.18	5.08
L1	0.150	-	3.81	-
Q	0.015	0.075	0.38	1.91
S	-	0.080	-	2.03
S1	0.005	-	0.13	-
S2	0.005	-	0.13	-
α,	0°	15°	0°	15°

	2	4-PIN PACK	AGE	
SYM-	INCHES		MILLIMETERS	
BOL	MIN	MAX	MIN	MAX
Α	-	0.225	-	5.72
b	0.014	0.023	0.36	0.58
b1	0.030	0.070	0.76	1.78
с	0.008	0.015	0.20	0.38
D	-	1.290	-	32.77
E	0.500	0.610	12.70	15.49
E1	0.520	0.620	13.21	15.75
е	0.100	BSC	2.54 BSC	
L	0.120	0.200	3.05	5.08
L1	0.150	-	3.81	-
Q	0.015	0.075	0.38	1.91
S	-	0.098		2.49
S1	0.005		0.13	-
S2	0.005	·	0.13	-
α	0°	15°	0°	15°

continued on next page

### continued from page 3

5

28-PIN PACKAGE					
SYM-	INCHES		MILLIMETERS		
BOL	MIN	MAX	MIN	MAX	
Α	-	0.225	I	5.72	
b	0.014	0.023	0.36	0.58	
b1	0.030	0.070	0.76	1.78	
с	0.008	0.015	0.20	0.38	
D		1.490	-	53.24	
E	0.510	0.620	12.95	15.75	
E1	0.520	0.630	13.21	16.00	
e	0.100	BSC	2.54 BSC		
L	0.125	0.200	3.18	5.08	
L1	0.150	-	3.81	-	
Q	0.015	0.060	0.38	1.52	
S	-	0.098	_	2.49	
S1	0.005	-	0.13	_	
S2	0.005	_	0.13	-	
α	0°	15°	0°	15°	

40-PIN PACKAGE					
SYM-	INCHES		MILLIMETERS		
BOL	MIN	MAX	MIN	MAX	
A	l	0.225		5.72	
b	0.014	0.023	0.36	0.58	
b1	0.030	0.070	0.76	1.78	
с	0.008	0.015	0.20	0.38	
D		2.096	-	53.24	
E	0.510	0.620	12.95	15.75	
E1	0.520	0.630	13.21	16.00	
e	0.100	BSC	2.54 BSC		
L	0.125	0.200	3.18	5.08	
L1	0.150	-	3.81	-	
Q	0.015	0.060	0.38	1.52	
S		0.098	-	2.49	
S1	0.005		0.13	-	
S2	0.005	_	0.13	_	
α	0°	15°	0°	15°	

6-4

