## Future Products

## MEMORIES

RAM - $1024 \times 1$ bit High Speed ( $60 / 45 \mathrm{~ns}$ ), VMOS, 16 pins
RAM $-1024 \times 4$ bit Static, VMOS
RAM (S6518) - 1024 $\times 1$ bit Static CMOS, 18 pins
RAM $-4096 \times 1$ bit Static, $N$-Channel depletion load
RAM $-1024 \times 4$ bit Static N -Channel depletion load
ROM - $2048 \times 8$ bit High Speed (less than 200 ns) VMOS

## AMI 6800 MICROCOMPUTER SYSTEMS FAMILY

```
Depletion Mode Circuits
    8 bit MPU (S6800) - functionally identical to enhancement mode S6800 circuit
    Peripheral Interface Adapter (S6820) - functionally identical to enhancement mode S6820 circuit
Industrial Temperature Range Circuits (-40 to +85' C)
    8 bit MPU (S6800I ) - functionally identical to S6800
    Peripheral Interface Adapter (S6820I) - functionally identical to S6820
Two-Chip Microcomputer System
MPU (S6802) - with on-chip 128 x 8 RAM and a clock generator
    Input/Output (S6846) - with 10 bidirectional input/output lines, 2K bytes of ROM and a programmable timer.
```


## Peripheral Circuits

```
General Purpose Bus Interface Circuit (S68488) - conforms to IEEE 488 specifications.
Serial Synchronous Data Adapter (S6852) - a bus compatible high speed synchronous communications interface.
Video Generator Circuit - provides composite video input to a color or monochrome standard TV receiver (used as a low cost graphics terminal).
Advanced Data Link Controller (S6854) - compatible with data link communications standards such as ANSI - ADCCP, IBM - SDLC, and HDLC
Programmable Timer Module (S6840) - provides interval timing for controlling machine interfaces
```


## TELECOMMUNICATIONS CIRCUITS

Auto Dialer (S2560) - a CMOS dialer with BCD display output; operates directly from telephone line
Tone Ringer ( $\mathbf{S 2 5 6 1}$ ) - a CMOS externally triggerable bell ringer simulator

## CONSUMER CIRCUITS

Microprocessor/Controller (S2000) - a versatile controller with internal RAM and ROM, wide variety of interface for external I/O and memory. Keyboard inputs can interface with capacitive TouchControl switches.

## ORGAN CIRCUITS

Noise Generator (S2688) - P-channel ion implanted MOS seventeen-bit shift register clocked by an internal RC oscillator. Outputs wide bandwidth pseudo white noise for cymbal, brush, sandblock, snaredrum, and other sound generation. (Second source for National MM 5837)
Analog Shift Register (S10111) - similar to the Sl0110, but with an on-chip clock

## WATCH/CLOCK CIRCUITS

LCD Watch Circuit (S2733) - four digits, six functions
LCD Watch Circuit - six digits, seven functions
LCD Watch Circuit - six digits, multiple functions
Clock Radio Circuit - high feature circuit for use with LED, fluorescent or gas discharge displays
12V Auto Clock Circuit (S2709) - for use with fluorescent display (4 MHz crystal input)

## LIQUID CRYSTAL DISPLAYS

24-hour Clock Display

Alphanumeric Clock Display
412-digit Instrument Display
Calculator Display

## EDGE INDEX

1ORDERING INFORMATION/PACKAGING
(AMI Sales Offices, Distributors, Representatives)

2MEMORIES

AMI 6800 MICROCOMPUTER SYSTEMS FAMILY $\qquad$

COMMUNICATIONS AND INTERFACE CIRCUITS

ORGAN CIRCUITS $\qquad$
6
WATCH/CLOCK CIRCUITS
7 LIQUID CRYSTAL DISPLAYS $\qquad$

APPLICATION NOTES $\qquad$

CUSTOM CAPABILITIES

AMI PRODUCT ASSURANCE PROGRAM $\qquad$

MOS PROCESSES

Copyright © 1977 American Microsystems, Inc. (All rights reserved.)

## Trade Marks Registered ©

Information furnished by AMI in this catalog is believed to be accurate and reliable. Devices sold by AMI are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale. AMI makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. AMI reserves the right to change specifications and prices at any time and without notice. Advanced Product Description means that this product has not been produced in volume, the specifications are preliminary and subject to change, and device characterization has not been done. Therefore, prior to designing any product into a system, it is necessary to check with AMI for current information.

This catalog prepared for American Microsystems, Inc., by The Vada Company.

## MOS/LSI is the Business of AMI

. . . and MOS/LSI is AMI's main business. The first company to successfully produce commercial quantities of MOS circuits in 1966, AMI has ever since provided leadership in circuit design, manufacturing technology, and new product and market development.
DESIGN EXPERIENCE - Many areas of application in which MOS is used today was pioneered with an AMI-designed device. This accumulated experience results in high performance standard products and imaginatively designed cost-effective custom circuits.
PROCESS VERSATILITY - AMI's head start in the industry gives it a mature capability in every one of the major production processes. P-channel metal gate - high and low threshold, with and without ion implanation; $P$ and $N$ channel silicon gate; and CMOS silicon gate make up the company's current repertoire. V/MOS, a new technology developed by AMI for high speed, high density products, is in an advanced R\&D stage.
PRODUCTION CAPABILITY - AMI has two major manufacturing facilities: Santa Clara, California with 332,000 sq. feet, and Pocatello, Idaho with 94,000 sq. feet. Assembly is done at a third major location - a wholly-owned 98,000 sq. ft. facility at Inchon, Korea. This complex of plants can produce over $1,000,000$ LSI circuits a month. At all facilities AMI uses the latest production equipment in order to maximize yields of today's larger circuits.
PRODUCT RELIABILITY - Years of concentration on process control and a conservative attitude toward process changes has earned AMI an envied reputation of reliability, and has enabled AMI to become one of the major suppliers of MOS memories to markets throughout the world.
IT'S STANDARD AT AMI - The company's dedication to a fine line of standard MOS/LSI products is reflected in the variety and number of state-of-the-art products listed in this catalog.

## AMI and Made-to-Order MOS

Since 1966, AMI has designed and manufactured over 1,000 custom MOS circuits. The largest design engineering staff in the industry has helped to keep AMI in the number one position among custom MOS producers.
If your product can be controlled by an MOS circuit, and you plan to manufacture it in high volume, you should contact your nearest AMI Sales Office or the main office in Santa Clara, California. AMI will be happy to discuss the possibility of designing a custom circuit for your application, or manufacturing such a circuit from your tooling.

## LCDs from AMI

Six years of experience in field effect liquid crystal display manufacture have helped AMI become a leader in this display technology. In addition to its production facility in Santa Clara, California, a new LCD plant has been constructed in Taichung, Taiwan. AMI formulates its own highly stable moisture insensitive liquid crystal materials that operate at 3 Vac drive.
AMI offers a comprehensive line of standard and custom watch displays (utilizing its proprietary AEA "continuous digit" process) and a series of large area displays for clocks and instrumentation.


| Device | Page | Device Page |
| :---: | :---: | :---: |
| RAMs |  | S6800 MICROCOMPUTER SYSTEMS FAMILY <br> (Selection Guide on Page 3-3) |
| (Selection Guide on Page 2-2) |  |  |
| S1103 | 2-2 |  |
| S1103-1 | 2-2 | EVK200 . . . . . 3-62 |
| S1103A | 2-2 | S2350 . . . . . . 3-51 |
| S1103A-1 | 2-2 | EVK300 . . . . . 3-62 |
| S1103A-X | X . . . . . 2-2 | S5204A . . . . . . 2-23 |
| S1103X | 2-2 | S6800 . . . . . . 3-9 |
| S146 | 2-2 | S6810 . . . . . . 3-22 |
| S2222 | 2-2 | S6810-1 . . . . . . 3-22 |
| S222AA | 2-2 | S6810A . . . . . . 2-2 |
| S4006 | - 2-2 | S6810A-1 . . . . . 2-2 |
| S4008 | 2-2 | S6820 . . . . . . 3-25 |
| S4008-9 | 2-2 | S6830 . . . . . . 3-31 |
| S4015 | 2-3 | S6831 . . . . . . 3-33 |
| S4015-2 | 2-3 | S6834 . . . . . . 3-36 |
| S4025 | 2-3 | S6834-1 . . . . . . 3-36 |
| S4025-2 | 2-3 | S6850 . . . . . . 3-41 |
| S5101 | 2-7 | S6860 . . . . . . 3-46 |
| S5101-1 | . 2-7 | EVK99 . . . . . . 3-64 |
| S5101-2 | . 2-7 |  |
| S5101-3 | 2-7 | DATA COMMUNICATIONS |
| S5101-8 | 2-7 | CIRCUITS |
| S5101L | 2-7 | (Selection Guide on Page 4-2) |
| S5101L-1 | 2-7 | S1883 . . . . . . 4-3 |
| S5101L-2 | 2-7 | S2350 . . . . . . 3-51 |
| S5101L-3 | 2-7 | S6850 . . . . . . 3-41 |
| S6508 | 2-13 | S6860 . . . . . . 3-46 |
| S6508A | 2-13 |  |
| S6810 | 3-22 | TELECOMMUNICATIONS |
| S6810-1. | 3-22 | CIRCUITS |
| S6810A | 2-2 | (Selection Guide on Page 4-2) |
| S6810A-1 | 2-2 | S2559 . . . . . . 4-2 |
| ROMs/PROMs <br> (Selection Guide on Page 2-2) |  | REMOTE CONTROL CIRCUITS <br> (Selection Guide on Page 4-2) |
|  |  |  |
| S3514 | . . . 2-18 |  |
| S5204A | 2-23 | $\begin{array}{llllllll} \text { S2600 . . . . . . . } & 4-10 \\ \text { S2601 . } & . & . & . & . & 4-10 \end{array}$ |
| S5232 | 2-18 |  |
| S8771 | 2-2 |  |
| S8564 | 2-2 | INTERFACE CIRCUITS (TOUCHCONTROL) <br> (Selection Guide on Page 4-2) |
| S8865 | 2-2 |  |
| S8996 | . 2-2 |  |
| S9996 | - 2-2 | TCK100 . . . . . 4-25 |
| S6830 | . 3-31 | S9260 . . . . . . 4-21 |
| S6831 | . 3-33 | S9261 . . . . . . 4-21 |
| S6834 | . 3-36 | S9262 . . . . . . 4-16 |
| S6834-1 . | . 3-36 | S9263 . . . . . . 4-21 |
|  |  | S9264 . . . . . . 4-21 |
| CHARACT | TER GENERATOR | S9265 . . . . . . 4-21 |
| /Selection | Guide on Page 2-2) | S9266 . . . . . . 4-16 |

Device

Page

## ORGAN CIRCUITS

(Selection Guide on Page 5-2)

| S10110 | . | . | . | . | . | $5-3$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| S10129 | . | . | . | . | . | $5-9$ |
| S10130 | . | . | . | . | . | $5-11$ |
| S10131 | . | . | . | . | . | $5-13$ |
| S2193 | . | . | . | . | . | $5-7$ |
| S2567 | . | . | . | . | . | $5-15$ |
| S50240 | . | . | . | . | . | $5-17$ |
| S50241 | . | . | . | . | . | $5-17$ |
| S50242 | . | . | . | . | . | $5-17$ |
| S50243 | . | . | . | . | . | $5-2$ |
| S50244 | . | . | . | . | . | $5-2$ |
| S50245 | . | . | . | . | . | $5-2$ |
| S8890 | . | . | . | . | . | $5-20$ |
| S9660 | . | . | . | . | . | $5-24$ |

WATCH/CLOCK CIRCUITS
(Selection Guide on Page 6-2)
S1424A . . . . . . 6-3
S1424C . . . . . . 6-3
S1425A . . . . . . 6-3
S1427A . . . . . . 6-3
S1856 . . . . . . 6-9
S1998A . . . . . . 6-14
S1998B . . . . . . 6-14
S1998C . . . . . . 6-14

## LCDs

(Selection Guide on Page 7-2)
D8151A . . . . . . 7-7
D8154A. . . . . . 7-7
D8158A. . . . . . 7-8
D8159A . . . . . . 7-8
D8163A. . . . . . 7-2
D81xx . . . . . . 7-9
D8300A. . . . . . 7-10
D8301A . . . . . 7-10
D8302A . . . . . . 7-10

## Industry Crossreference Guide

| Device No. | Replacement | Compatibility $(P) O R(F)^{*}$ |
| :---: | :---: | :---: |
| ELECTRONIC ARRAYS |  |  |
| EA4600 | S6831C | P |
| EA5316 | S1998A,B,C | P |
| FAIRCHILD |  |  |
| 3514 | S3514 | P |
| 3817 | S1998A, B, C | F |
| 6103 | S1424A | N/A |
| 93415 | S4015 | P |
| 93425 | S4025 | P |
| GENERAL INSTRUMENTS |  |  |
| AY-5-1013 | S1883 | F |
| R03-16,382 | S8996 | P |
| R05-8192 | S8865 | P |
| CK-3300 | S1998A, B, C | F |
| AY-1-0212A | S50242 | P |
| AY-1-2006 | S10131 | P |
| HARRIS SEMICONDUCTOR |  |  |
| HM6508 | S6508 | P |
| INTEL |  |  |
| 1103 | S1103 | P |
| 1103-1 | S1103-1 | P |
| 1103A | S1103A | P |
| 1103A-1 | S1103A-1 | P |
| 1103A-2 | S1103A-2 | P |
| 2115 | S4015 | P |
| 2125 | S4025 | P |
| 2146 | S146 | P |
| 2316A | S6831A | P |
| 2316B | S6831B | P |
| 5101 | S5101 | P |
| 8316A | S6831A | P |
| 8316B | S6831B | P |
| INTERSIL |  |  |
| IM6508 | S6508 | P |
| ICM7206(A) | S2559 | F |
| ICM7210 | S2733 | P |
| TCA350 | S10110 | P |
| MOSTEK |  |  |
| MK2500 | S5232 | P |
| MK2600 | S3514 | P |
| MK4006 | S4006 | P |
| MK4008 | S4008 | P |
| MI4008-9 | S4008-9 | P |
| MK50240 | S50240 | P |
| MK50241 | S50241 | P |
| MK50242 | S50242 | P |


| Device No. | Replacement | Compatibility $(P) O R(F)^{*}$ |
| :---: | :---: | :---: |
| MK50380 | S1998A,B,C | F |
| MK5085,6 | S2559 | P |
| MOTOROLA |  |  |
| MC6800 | S6800 | P |
| MC6820 | S6820 | P |
| MC6850 | S6850 | P |
| MCM6810 | S6810 | P |
| MCM6830 | S6830 | P |
| M6860 | S6860 | P |
| MCC14483 | S2733 | P |
| NATIONAL SEMICONDUCTOR |  |  |
| 74C920 | S5101 | P |
| MM58127 | S1424A | N/A |
| MM58128 | S1424A | N/A |
| MM58129 | S1424A | N/A |
| MM58130 | S1424A | N/A |
| MM5204C | S5204A | P |
| 5232 | S5232 | P |
| 5233 | S3514 | P |
| MM5316 | S1998A,B,C | P |
| MM5384 | S1998A,B,C | F |
| MM5385 | S1998A,B,C | F |
| MM5386 | S1998A,B,C | F |
| MM5387 | S1998A,B,C | F |
| RCA |  |  |
| TA6979 | S1424A | N/A |
| SIGNETICS |  |  |
| 1103 | S1103 | P |
| 1103-1 | S1103-1 | P |
| SMC MICROSYSTEMS |  |  |
| COM2017 | S1883 | F |
| TEXAS INSTRUMENTS |  |  |
| TMS6011 | S1883 | F |
| TMS1951 | S1998A,B,C | P |
| TPO232 | S1424A | N/A |
| TPO233 | S1424A | N/A |
| TPO237Y | S2733 | P |
| WESTERN DIGITAL |  |  |
| TR1602A | S1883 | F |

## 1

Ordering Information/
Packaging

## DOMESTIC

## Western Area

100 East Wardlow Road
Suite 203
Long Beach, California 90807
Tel: (213) 595-4768
TWX: 910-341-7668
3031 Tisch Way
Suite 202, Drawer No. 126
San Jose, California 95128
Tel: (408) 249-4450
TWX: 910-338-7330

## Central Area

500 Higgins Road
Suite 210
Elk Grove Village, Illinois 60007
Tel: (312) 437-6496
TXW: 910-222-2853
725 So. Central Expressway
Suite B5
Richardson, Texas 75080
Tel: (214) 231-5721
TWX: 910-867-4766
29200 Vassar Avenue
Suite 303
Livonia, Michigan 48152
Tel: (313) 478-9339
TWX: 810-242-2903
Fox Meadows Office Building
Suite 101
3030 Harbor Lane North
Minneapolis, Minnesota 55441
Tel: (612) 559-9004
TWX: 910-576-2699

Eastern Area
20 Robert Pitt Drive
Room 212
Monsey, New York 10952
Tel: (914) 352-5333
TWX: 710-577-2827

1420 Providence Turnpike
Suite 220
Norwood, Massachusetts 02062
Tel: (617) 762-0726
TWX: 710-336-0073

237 Whooping Loop
Altamonte Springs, Florida 32701
Tel: (305) 830-8889
TWX: 810-853-0269

Axe Wood East
Butler \& Skippack Pikes
Suite 3A
Ambler, Pennsylvania 19002
Tel: (215) 643-0217
TWX: 510-661-3878

## INTERNATIONAL

## Hong Kong

American Microsystems, Ltd. 703 Fu House
Ice House Street
Hong Kong, B.C.C.
Tel: 5-265907
TLX: 76333

## Japan

## AMI Japan

7th Floor Daiwa Bank Building
1-6-21, Nishi-Shimbashi
Minato-ku, Tokyo 105
Japan
Tel: (501) 2241
TLX: 781-0222-5351

## KMI

Inchon Export Industrial Estate Block 1
Hyo Sung-Dong Buk-ku Inchon, Korea

AMI Microsystems, GMBH
Suite 237
Rosenheimer Strasse 30/32
8000 Munich 80 , West Germany
Tel: (SV 089) 483081
TLX: 841-522743
AMI Microsystems, SPA
Via Pascoli 60
20133 Milano
Italy
Tel: 293745
TLX: 84332644
AMI Microsystems, Ltd.
108A Commercial Road
Swindon, Wiltshire
England
Tel: (0793) 31345 or 25445
TLX: 851-449349
AMI Microsystems, S.A.R.L.
124 Avenue de Paris
94300 Vincennes, France
Tel: (01) 3740090
TLX: 842-670500

## Distributors

## WESTERN AREA AND CANADA

Sterling Electronics
2001 E. University Dr.
Phoenix, Arizona 85034
Tel: (602) 258-4531
TWX: 667317
3540D Pan American Freeway N.E.
Albuquerque, New Mexico 87107
Tel: (505) 345-6601
TWX: 660441

Intermark Electronics
1020 Stewart Dr.
Sunnyvale, California 94086
Tel: (408) 738-1111
TWX: 910-339-9312
1802 E. Carnegie Ave.
Santa Ana, California 93708
Tel: (213) 436-5275
(714) 540-1322

TWX: 910-595-1583

Intermark Electronics Cont. 4040 Sorrento Valley Blvd.
San Diego, California 92121
Tel: (714) 279-5200
TWX: 910-335-1515
Schweber Electronics
3000 Redhill Ave.
Costa Mesa, California 92626
Tel: (714) 556-3880
(213) 537-4320

TWX: 910-595-1720

## Semicomp Corp.

4029 Westerly Pl.
Newport Beach, California 92660
Tel: (714) 833-3070
(213) 595-5153

TWX: 910-595-1572
R. V. Weatherford

6921 San Fernado Rd.
Glendale, California 91201
Tel: (213) 849-3451
TWX: 910-498-2223
1550 Babbitt Ave.
Anaheim, California 92805
Tel: (714) 634-9600
TWX: 910-593-1334
3240 Hillview Ave.
Palo Alto, California 94304
Tel: (415) 493-5373
TWX: 910-373-2177
1095 E. 3rd St.
Pomona, California 91766
Tel: (714) 623-1261
(213) 966-8461

TWX: 910-581-3811
7872 Raytheon Rd.
San Diego, California 92111
Tel: (714) 278-7400
TWX: 910-335-1570
3355 W. Earll Dr.
Phoenix, Arizona 85017
Tel: (602) 272-7144
TWX: 910-951-0636
3905 S. Mariposa
Englewood, Colorado 80110
Tel: (303) 761-5432
TWX: 910-933-0173
541 Industry Dr.
Seattle, Washington 87188
Tel: (206) 243-6340
TWX: 910-444-2054

## Century Electronics

8155 W. 48th Ave.
Wheatridge, Colorado 80030
Tel: (303) 424-1985
TWX: 910-938-0393
121 Elizabeth N. E.
Albuquerque, New Mexico 87123
Tel: (505) 292-2700
TWX: 910-989-0625
2150 So. 3rd. West
Salt Lake City, Utah 84115
Tel: (801) 487-8551
TWX: 910-925-5686

Cesco Electronics Ltd.
98 Quest St. - Vallies G1K6W8
Quebec
Canada
Tel: (418) 524-4641
TWX: 011-285
24 Martin Ross Ave. M3J2K9
Toronto, Ontario
Canada
Tel: (416) 661-0220
TWX: 02-29697
1300 Carling Ave. K1Z7L2
Ottawa, Ontario
Canada
Tel: (613) 729-5118
TWX: 013-3584
4050 Jean Tolon H4P1W1
Montreal, Quebec
Canada
Tel: (514) 735-5511
TWX: 05-25590
Schweber Electronics
2724 Rena Road LHT3J9
Mississauga, Ontario
Canada
Tel: (416) 678-9050
TWX: 516-334-7474

## CENTRAL AREA

R. M. Electronics

3323A Northridge Rd.
Arlington Heights, Illinois 60004
Tel: (312) 394-2050
4860 S. Division
Kentwood, Michigan 49508
Tel: (616) 531-9300
TWX: 810-273-8779
Sterling Electronics
4613 Fairfield St.
Metairie, Louisiana 70002
Tel: (504) 887-7610
TWX: 58328
4201 Southwest Freeway Dock 2
Houston, Texas 77027
Tel: (713) 627-9800
TWX: 910-881-5041
2875 Merrell Rd.
Dallas, Texas 75229
Tel: (214) 357-9131
TWX: 910-861-9159
Arrow Electronics
9700 Newton Ave. So.
Bloomington, Minnesota 55431
Tel: (612) 888-5522
TWX: 910-576-3125

Schweber Electronics
23880 Commerce Park Rd.
Buckwood, Ohio 44122
Tel: (716) 461-4000
No TWX - Use L. I.

Component Specialties Inc.
10907 Shady Trail
Dallas, Texas 75220
Tel: (214) 357-6511
TWX: 910-861-4999
7313 Ashcroft No. 202
Houston, Texas 77036
Tel: (713) 771-7237
TWX: 910-881-2422
R. V. Weatherford

10836 Grissom Lane, Suite 102
Dallas, Texas 75229
Tel: (214) 243-1571
TWX: 910-860-5544
3500 WTC Jester
Houston, Texas 77018
Tel: (713) 688-7406
TWX: 910-881-6222
EASTERN AREA
Schweber Electronics
Finance Dr.
Commerce Industrial Park
Danbury, Connecticut 06810
Tel: (203) 792-3500
TWX: 710-456-9405
2830 N. 28th Terrace
Hollywood, Florida 33020
Tel: (305) 927-0511
TWX: 510-954-0304
4126 Pleasantdale Rd.
Atlanta, Georgia 30340
Tel: (404) 449-9170
5640 Fisher Lane
Twinbrook Parkway
Rockville, Maryland 20852
Tel: (301) 881-3300
TWX: 710-828-0536
213 - 3rd Ave.
Waltham, Massachusetts 02154
Tel: (617) 890-8484
TWX: 710-324-1463
43 Blemont Dr.
Somerset, New Jersey 08873
Tel: (201) 469-6008
TWX: 710-480-4733
Jericho Turnpike
Westbury, L. I., New York 11590
Tel: (516) 334-7474
TWX: 510-222-3660

| Schweber Electronics Cont. | Sterling Electronics |
| :--- | :--- |
| 2 Twon Line Circle | 20 Summer St. |
| Rochester, New York 14623 | Watertown, Massachusetts 02172 |
| Tel: (716) 461-4000 | Tel: (617) 926-9720 |
| No TWX - Use L. I. | TWX: 92-2453 |
| 101 Rock Rd. | 774 Pfeiffer Blvd. |
| Horsham, Pennsylvania 19044 | Perth Amboy, New Jersey 08861 |
| Tel: (215) 441-0600 | Tel: (201) 442-8000 |
| No TWX | TWX: 138679 |
|  | RepresemtativeS |

## WESTERN AREA

Hecht, Henschen \& Associates, Inc. P.O. Box 21166 Phoenix, Arizona 85036
Tel: (602) 275-4411
TWX: 910-951-0635
Northwest Marketing Assoc. 12835 Bellevue Redmond Road Suite 203E
Bellevue, Washington 98005
Tel: (206) 455-5846
TWX: 910-443-2445
1337 North 7000 West
West Bountiful, Utah 84087
Tel: (801) 292-8991
Hadden Associates
7138 Convoy Court
San Diego, California 92111
Tel: (714) 565-9445
TWX: (910) 335-1569
Lindberg Company
6140 E. Evans Avenue
Denver, Colorado 80222
Tel: (303) 758-9033
Thresum Associates, Inc. 1901 Old Middlefield Way Mountain View, California 94043
Tel: (415) 965-9180

## CENTRAL AREA

Beneke \& McCaul
Box 144
12825 Bristol
Grandview, Missouri 64030
Tel: (816) 765-2998
226 Cahmonix Ct.
St. Louis, Missouri 63141
Tel: (314) 434-6242

## Ammon \& Rizos Cont

3300 Chimney Rock
Suite 211
Houston, Texas 77056
Tel: (713) 781-6240
TWX: 910-881-6382
P.O. Box 12274

Oklahoma City, Oklahoma 73112
Tel: (405) 373-2748
Technical Representatives, Inc. 6515 E. 82nd Street
Suite No. 110
Indianapolis, Indiana 46250
Tel: (317) 849-6454
TWX: 810-260-1792
2118 Inwood Dr. Suite 102
Ft. Wayne, Indiana 46805
Tel: (219) 484-1432
Oasis Sales, Inc
2250-K Landmeier
Elk Grove Village, Illinois 60007
Tel: (312) 640-1850
S.A.I. Marketing Corporation 9880 East Grand River Avenue Brighton, Michigan 48116
Tel: (313) 227-1786
Northstar Components
3030 Harbor Lane
Plymouth, Minnesota 55441
Tel: (612) 553-1888

## EASTERN AREA

## Can Tec

41 Cloepatra Drive
Ottowa, Ontario
Canada K2G-0B6
Tel: (613) 225-0363

Can Tec Cont.
15432 Oakwood Street
Pierredonsa, Quebec
Canada H9Y 1Y2
Tel: (514) 620-3121
624 Elliot Crescent
Milton, Ontario
Canada L9T 3G4
Tel: (416) 624-9696
Rep, Inc.
1944 Cooledge Road
Tucker, Georgia 30084
Tel: (404) 938-4358
TWX: 810-766-4913
11527 So. Memorial Pkwy.
P.O. Box 4286

Huntsville, Alabama 35802
Tel: (205) 881-9270
TWX: 810-726-2102
7330 Chapel Hill Road
Suite 206A
Raleigh, North Carolina 27607
Tel: (919) 851-3007
Coulbourn DeGrief, Inc.
5205 East Drive
Baltimore, Maryland 21227
Tel: (301) 247-4646
TWX: 710-236-9011
Masin-Esco, Inc.
132 W. Greenbrook Road
North Caldwell, New Jersey 07006
Tel: (201) 226-2550
333 Jackson Avenue
Syosett, New York 11791
Tel: (516) 364-0310
Advanced Components Corporation Box 276
North Syracuse, New York 13212
Tel: (315) 699-2671

Ammon \& Rizos
4255 LBJ Freeway
Suite 251
Dallas, Texas 75234
Tel: (214) 233-5591
TWX: 910-860-5137

# International <br> Distributors and Representatives 

AMI Microsystems Europe has Distributors and Representatives in all major countries of Europe. Contact your nearest Sales Office (see page 1-2) for a current list of their names and addresses.

## Argentina

S.I.E.S.A.

Avda. Roque Saenz
Pena 1142 No - B
Buenos Aires
35-6784

## Australia

CEMA Distributors Pty. Ltd.
G.P.O. Box 578

Crows Nest, N.S.W. 2065
439-4655
Warburton Frank, Pty. Ltd.
199 Parramatta Road
Auburn, N.S.W. 2144
648-1771

## Austria

Ing. Ernst Steiner
Geylinggasse 16
A-1130 Wien
822674

## Belgium

Ritro Electronics B.V.
Plantin en Moret us Lei
B-2000 Antwerpen
353272

## Brazil

Datatronix Electronica Ltda.
Av. Pacaembu, 746-CONJ. 11
Sao Paulo, Brazil
209-0134

## Denmark

Rifa Kontaktbureau
Vermundsgade 19
DK-2100 Copenhagen
Tel: 172-4511

## England

Adrian Electronics Ltd.
28 High Street
Winslow, Budkinghamshire
MK 18 3HF
Winslow 3535
APEX Components, Ltd.
396 Bath Road, Slough
Berkshire, England
Burnham 63741

Quarndon Ltd.
Slack Lane
Derby DE3 3ED
33-651
Finland
Atomica AB
P.O. Box 125

SF-00121 Helsinki 12
661799
France
Electronique MS
89-93, Rue des Alpes
Cidex L 180
F-94533 Rungis
686-7425

PEP Produits Electroniques
Professionnels S.A.R.L.
2-4 rue Barthelemy
F-92120 Montrouge
7353320

## Holland

Ritro Electronics B.V.
Gelreweg 22
Barneveld,
Tel: 5041

## Greece

Extant, Ltd.
53/55 Evelpidon Street
Athens 812
Hong Kong
Shanklin Co. Ltd.
Rm 503-5 KAM Chung Bldg.
54 Jaffe Road
(05) 281-521-3

## India

## Radiosound

42, Canady Bridge
Bombay 400004
353997

Israel
Tadiran Ltd. Microelectronics
P.O. Box 648

Tel Aviv
857121

Italy
Celdis Italiana S.p.A.
via Luigi Barzini 20
1-20125, Milano
680681

Japan
Matsushita Electric Trading Co. Ltd.
71, -Chome, Kawaramachi
Higashi-ku
Osaka, Japan
Micro-Systems, Inc. (M.S.I.)
15-29, Mita 4-Chome
Minato-ku
Tokyo 108
Taiyo Electric Company
Nakazawa Bldg. 53
1-Chome-Yoyog
Shibuya-ku, Tokyo

## Mexico

ROW International 10080 North Wolfe Road Cupertino, Ca. 95014
(408) 446-1662

## Netherlands

RITRO Electronics B.V.
Gelreweg 22/P.O. 123
Barneveld
5041

New Zealand
David J. Reid (NZ) Ltd.
P.O. Box 2630

Auckland 1, New Zealand 492-139

## Norway

Rifa-Sverre Hoeyem A/5
Tolbodg 6
Oslo 1, Norway
Tel: 413755

Republic of South Africa
Radiokom (Pty) Ltd.
P.O. Box 56310

Pinegowrie 2123
Johannesburg
48-5712
Tecnetics (Pty) Ltd.
Fernridge Centre
H. Verword Drive

Randburg 2001
Johannesburg
Tel: 48-6429

Spain
Ataio Ingenieros S.A.
Enrique Larreta, 10 y 12
Madrid 16,
Tel: 215-3543

## Sweden

Rifa AB
FAck
S-161 11 Bromma
826-2600

Switzerland
GED (Sales) S.A.
Muehlebachstr. 54
CH-8008 Zuerich
Tel: 472-850

Taiwan
General Industries (Taiwan) Inc.
11th Floor, Room D
Fortune Building
52 Chang An E. Road Sec 2
Taipei 104
5221204

## West Germany

Omni-Ray GmbH
Ritzbruch 41 (Postfach 3175)
D-4054 Nettetal 1
02153/7691 (Tel)
Mikrotec GmbH
Johannesstr. 91
D-7000 Stuttgart 1
Tel: 22807
Aktir Electronic GmbH
Leonorenstr. 49
D-1000 Berlin 46
Tel: 030/771-4408
Ditronic GmbH
Im Asemwald 8/18
D-7000 Stuttgart 70
Tel: (0711) 724844
Ultratonik GmbH
Roseggerstrasse 12
D-8031 Oberalting/Seefeld
Tel: (08152) 7696

Yugoslavia
ISKRA IEZE
TOZD Mikroelektronika
Stegne 17
61000 Ljubljana

## Ordering Information

Any product in this Guide to MOS Products can be ordered using the simple system described below. With this system, it is possible to completely specify any standard device in this catalog, in a manner that is compatible with AMI's order processing methods. The example below shows how this ordering system works and will help you to order your parts in a manner that can be expedited rapidly and accurately.

All orders (except those in sample quantities) are normally shipped in plastic carriers or aluminum tube containers, which
protect the devices from static electricity damage under all normal handling conditions. Either container is compatible with standard automatic IC handling equipment.

Any device described in this catalog is an AMI Standard Product. However, ROM devices that require mask preparation or programming to the requirements of a particular user, devices that must be tested to other than AMI Quality Assurance standard procedures, or other devices requiring special masks are sold on a negotiated price basis.


Device Number - prefix $S$, followed by four numeric digits that define the basic device type. If there are versions to the basic device, the four numeric digits will be followed by additional alphanumeric digits, in this example A-1. The last digit should always be followed by a space.

Package Type - a single letter designation which identifies the basic package type. The letters are coded as follows:

P - Plastic package
E - Cer-DIP package
S - SLAM package
C - Ceramic (three-layer) package
T - TO type package
(See page 1-11 for envelope drawings of all packages.)

## Packages

## PLASTIC PACKAGE

The AMI plastic dual-in-line package is the equivalent of the widely accepted industry standard, refined by AMI for MOS/LSI applications. The package consists of a silicone body, transfer-molded directly onto the assembled lead frame and die. The lead frame is Kovar or Alloy 42, with external pins tin plated. Internally, there is a $50 \mu \mathrm{in}$. gold spot on each die attach pad and on bonding fingertips. Gold bonding wire is attached with thermocompression gold ball bonding technique.

Materials of the lead frame, the package body, and the die attach are all closely matched in thermal expansion coefficients, to provide optimum response to various thermal conditions. During manufacture every step of the process is rigorously monitored to assure maximum quality of the AMI
 plastic package.

Avaliable in: $8,14,16,18,22,24,28$ and 40 pin configurations.

## Cer-DIP PACKAGE

The Cer-DIP dual-in-line package has the same high performance characteristics as the standard three-layer ceramic package, yet approaches plastic in cost. It is a military approved type package, with excellent reliability characteristics. Although the Cer-DIP concept has been around for a number of years, AMI leads the technology with this package, having eliminated the device instability and corrosion problems of earlier Cer-DIP processes.

The package consists of an Alumina $\left(\mathrm{A1}_{2} \mathrm{O}_{3}\right)$ base and the same material lid, hermetically fused onto the base with low temperature solder glass (at approximately $475^{\circ} \mathrm{C}$ ). Inert gasses are sealed inside the die cavity.


Available in: $16,18,22,24$, and 28 pin configurations.

## SLAM PACKAGE

The SLAM (single layer metallization) dual-in-line package is an AMI innovation that offers a lower cost alternative to three-layer ceramic packages, without sacrifice of performance or reliability.

The SLAM package uses the same basic materials as ceramic, but is constructed in a simpler and thereby more reliable manner. It uses a $96 \%$ Alumina base, one basic refractory metallization layer, coated with an Alumina passivation layer, and brazed-on Kovar leads. The leads are suitable for either socket insertion or soldering. Either a glazed ceramic or a Kovar lid is used to hermetically seal the package. The glazed ceramic lid is attached with an epoxy resin sealant, but a gold-silicon eutectic solder is used for Kovar lids.

Avaliable in: various 14 to 40 pin configurations.


## EPOXY SEAL PACKAGE

## CERAMIC PACKAGE

Industry standard high performance, high reliability package, made of three layers of $\mathrm{A1}_{2} \mathrm{O}_{3}$ ceramic and nickelplated refractory metal. The cavity is sealed with a glazed ceramic lid, using a controlled devitrified low temperature glass sealant. Package/ leads are of Kovar, nickel-plated and solder dipped for socket insertion or soldering.



| 18-PIN CERAMIC <br> PIN 1 IDENTIFIER- | 18-PIN Cer-DIP |
| :---: | :---: |
| 22-PIN PLASTIC | 22-PIN Cer-DIP |
| 22-PIN CERAMIC | 24-PIN PLASTIC <br> PIN 1 IDENTIFIER ----- |


| 24-PIN Cer-DIP | 24-PIN SLAM |
| :---: | :---: |
| 24-PIN CERAMIC | 28-PIN PLASTIC |
| 28-PIN Cer-DIP | 40-PIN PLASTIC |



# AMERICAN MICROSYSTEMS, INC. TERMS OF SALE 

1. ACCEPTANCE: THE TERMS OF SALE CONTAINED HEREIN APPLY TO ALL QUOTATIONS MADE AND PURCHASE ORDERS ENTERED INTO BY THE SELLER. SOME OF THE TERMS SET OUT HERE MAY DIFFER FROM THOSE IN BUYER'S PURCHASE ORDER AND SOME MAY BE NEW. THIS ACCEPTANCE IS CONDITIONAL ON BUYER'S ASSENT TO THE TERMS SET OUT HERE IN LIEU OF THOSE IN BUYER'S PURCHASE ORDER SELLER'S FAILURE TO OBJECT TO PROVISIONS CONTAINED IN ANY COMMUNICATION FROM BUYER SHALL NOT be DEEMED A WAIVER OF THE PROVISIONS OF THIS ACCEPTANCE. ANY CHANGES IN THE TERMS CONTAINED HEREIN MUST SPECIFICALLY BE AGREED TO IN WRITING BY AN OFFICER OF THE SELLER BEFORE BECOMING BIND ING ON EITHER THE SELLER OR THE BUYER. All orders or contracts must be approved and accepted by the Seller at its home office. These terms shall be applicable whether or not they are attached to or enclosed with the products to be sold or sold hereunder. Prices for the items described above and acknowledged hereby are firm and not subject to audit, price revision, or price redetermination.

## 2. PAYMENT:

(a) Unless otherwise agreed, all invoices are due and payable thirty (30) days from date of invoice. No discounts are authorized. Shipments, deliveries, and performance of work shall at all times be subject to the approval of the Seller's credit department and the Seller may at any time decline to make any shipments or deliveries or perform any work except upon receipt of payment or upon terms and conditions or security satisfactory to such department.
(b) If, in the judgment of the Seller, the financial condition of the Buyer at any time does not justify continuation of production or shipment on the terms of payment originally specified, the Seller may require full or partial payment in advance and, in the event of the bankruptcy or insolvency of the Buyer or in the event any proceeding is brought by or against the Buyer under the bankruptcy or insolvency laws, the Seller shall be entitled to cancel any order then outstand ing and shall receive reimbursement for its cancellation charges.
(c) Each shipment shall be considered a separate and independent transaction and payment therefor shall be made accordingly. If shipments are delayed by the Buyer, payments shall become due on the date when the Seller is prepared to make shipment. If the work covered by the purchase order is delayed by the Buyer, payments shall be made based on the purchase price and the percentage of completion. Products held for the Buyer shall be at the risk and expense of the Buyer.
3. TAXES: Unless otherwise provided herein, the amount of any present or future sales, revenue, excise or other taxes, fees, or other charges of any nature, imposed by any public authority, (national, state, local or other) applicable to the products covered by this order, or the manufacturer or sale thereof, shall be added to the purchase price and shall be paid by the Buyer, or in lieu thereof, the Buyer shall provide the Seller with a tax exemption certificate acceptable to the taxing authority.
4. F.O.B. POINT: All sales are made F.O.B. point of shipment. Seller's title passes to Buyer, and Seller's liability as to delivery ceases upon making delivery of material purchased hereunder to carrier at shipping point, the carrier acting as Buyer's agent. All claims for damages must be filed with the carrier. Shipments will normally be made by Parcel Post, Railway Express, Air Express, or Air Freight. Unless specific instructions from Buyer specify which of the foregoing methods of shipment is to be used, the Seller will exercise his own discretion
5. DELIVERY: Shipping dates are approximate and are based upon prompt receipt from Buyer of all necessary information. In no event will Seller be liable for any re-procurement costs, nor for delay or non-delivery, due to causes beyond its reasonable control including, but not limited to, acts of God, acts of civil or military authority, priorities, fires, strikes, lock-outs, slow-downs, shortages, factory or labor conditions, errors in manufacture, and inability due to causes beyond the Seller's reasonable control to obtain necessary labor, materials, or manufacturing facilities. In the event of any such delay, the date of delivery shall, at the request of the Seller, be deferred for a period equal to the time lost by reason of the delay.

In the event Seller's production is curtailed for any of the above reasons so that Seller cannot deliver the full amount released hereunder, Seller may allocate production deliveries among its various customers then under contract for similar goods. The allocation will be made in a commercially fair and reasonable manner When allocation has been made, Buyer will be notified of the estimated quota made available.
6. PATENTS: The Buyer shall hold the Seller harmless against any expense or loss resulting from infringement of patents, trademarks, or unfair competition arising from compliance with Buyer's designs, specifications, or instructions. The sale of products by the Seller does not convey any license, by implication, estoppel or otherwise, under patent claims covering combinations of said products with other devices or elements.

Except as otherwise provided in the preceding paragraph, the Seller shall defend any suit or proceeding brought against the Buyer, so far as based on a claim that any product, or any part thereof, furnished under this contract constitutes an infringement of any patent of the United States, if notified promptly in writing and given authority, information, and assistance (at the Seller's expense) for defense of same, and the Seller shall pay all damages and costs awarded therein against the Buyer. In case said product, or any part thereof, is, in such suit, held to constitute infringement of patent, and the use of said product is enjoined, the Seller shall, at its own expense, either procure for the Buyer the right to continue using said product or part, replace same with non-infringing product, modify it so it becomes non-infringing, or remove said product and refund the purchase price and the transportation and installation costs thereof. In no event shall Seller's total liability to the Buyer under or as a result of compliance with the provisions of this paragraph exceed the aggregate sum paid by the Buyer for the allegedly infringing product. The foregoing states the entire liability of the Seller for patent infringement by the said products or any part thereof. THIS

PROVISION IS STATED IN LIEU OF ANY OTHER EXPRESSED, IMPLIED, OR STATUTORY WARRANTY AGAINST INFRINGEMENT AND SHALL BE THE SOLE AND EXCLUSIVE REMEDY FOR PATENT INFRINGEMENT OF ANY KIND.
7. INSPECTION: Unless otherwise specified and agreed upon, the material to be furnished under this order shall be subject to the Seller's standard inspection at the place of manufacture. If it has been agreed upon and specified in this order that Buyer is to inspect or provide for inspection at place of manufacture such inspection shall be so conducted as to not interfere unreasonably with Seller's operations and consequent approval or rejection shall be made before shipment of the material. Notwithstanding the foregoing, if, upon receipt of such material by Buyer, the same shall appear not to conform to the contract, the Buyer shall immediately notify the Seller of such conditions and afford the Seller a reason able opportunity to inspect the material. No material shall be returned without Seller's consent. Seller's Return Material Authorization form must accompany such returned material.
8. WARRANTY: The Seller warrants that the products to be delivered under this purchase order will be free from defects in material and workmanship unde normal use and service. Seller's obligations under this Warranty are limited to replacing or repairing or giving credit for, at its option, at its factory, any of said products which shall, within one (1) year after shipment, be returned to the Seller's factory of origin, transportation charges prepaid, and which are, after examination, disclosed to the Seller's satisfaction to be thus defective. THIS WARRANTY IS EXPRESSED IN LIEU OF ALL OTHER WARRANTIES EXPRESSED, STATUTORY, OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICU LAR PURPOSE, AND OF ALL OTHER OBLIGATIONS OR LIABILITIES ON THE SELLER'S PART, AND IT NEITHER ASSUMES NOR AUTHORIZES ANY OTHER PERSON TO ASSUME FOR THE SELLER ANY OTHER LIA BILITIES IN CØNNECTION WITH. THE SALE OF THE SAID ARTICLES This Warranty shall not apply to any of such products which shall have been repaired or altered, except by the Seller, or which shall have been subjected to misuse, negligence, or accident. The aforementioned provisions do not extend the original warranty period of any product which has either been repaired or replaced by Seller.

It is understood that if this order calls for the delivery of semiconductor devices which are not finished and fully encapsulated, that no warranty, statutory expressed or implied, including the implied warranty of merchantability and fit ness for a particular purpose, shall apply. All such devices are sold as is where is

## 9. GENERAL

(a) The validity, performance and construction of these terms and all sales hereunder shall be governed by the laws of the State of California.
(b) The Seller represents that with respect to the production of articles and/ or performance of the services covered by this order it will fully comply with all requirements of the Fair Labor Standards Act of 1938, as amended, Williams Steiger Occupational Safety and Health Act of 1970, Executive Orders 11375 and 11246. Section 202 and 204.
(c) In no गvent shall Seller be liable for consequential or special damages.
(d) The Buyer may not unilaterally make changes in the drawings, designs or specifications for the items to be furnished hereunder without Seller's prior consent.
(e) Except to the extent provided in Paragraph 10, below, this order is not subject to cancellation or termination for convenience.
(f) Buyer acknowledges that all or part of the products purchased hereunder may be manufactured and/or assembled at any of Seller's facilities, domestic or foreign.
(g) In the event that the cost of the products are increased as a result of increases in materials, labor costs, or duties, Seller may raise the price of the products to cover the cost increases.
(h) If Buyer is in breach of its obligations under this order, Buyer shal remain liable for all unpaid charges and sums due to Seller and will reimburse Seller for all damages suffered or incurred by Seller as a result of Buyer's breach. The remedies provided herein shall be in addition to all other legal means and remedies available to Seller.
10. GOVERNMENT CONTRACT PROVISIONS: If Buyer's original purchase order indicates by contract number, that it is placed under a government contract, only the following provisions of the current Armed Services Procurement Regulation are applicable in accordance with the terms thereof, with an appropriate substitution of parties, as the case may be - i.e," "Contracting Officer" shall mean "Buyer", "Contractor" shall mean "Seller", and the term "Contract" shall mean this order:

7-103.1, Definitions; 7-103.3, Extras; 7-103.4, Variation in Quantity; 7-103.8, Assignment of Claims; 7-103.9, Additional Bond Security; 7-103.13, Renegotiation; 7-103.15, Rhodesia and Certain Communist Areas; 7-103.16, Contract Work Hours and Safety Standards Act - Overtime Compensation: 7-103.17, Walsh-Healey Public Contracts Act; 7-103.18, Equal Oppor tunity Clause; 7-103.19, Officials Not to Benefit; 7-103.20 Covenant Against Contingent Fees; 7-103.21, Termination for Convenience of the Government (only to the extent that Buyer's contract is terminated for the convenience of the government); 7-103.22, Authorization and Consent; 7-103.23 Notice and Assistance Regarding Patent Infringement; 7-103.24 Responsibility for Inspection; 7-103.25, Commercial Bills of Lading Covering Shipments Under FOB Origin Contracts; 7-103.27, Listing of Employment Openings; 7-104.4, Notice to the Government of Labor Disputes; 7-104.11, Excess
Profit; 7-104.15, Examination of Records by Comptroller
General; 7-104.20, Utilization of Labor Surplus Area Concerns.


Memories

RAMs

| Part No. | Organization | TAcc (ns) | $\begin{gathered} R / W \\ T_{\text {Cycle }}(\mathrm{ns}) \end{gathered}$ | Operating Power (mW) | Standby Power (mW) | Supplies <br> (V) | 1/0 | Clocks | Process | Packages |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S2222 | $512 \times 1$ Static | 200 | 470 | 7.5 | 0.002 | +10 | MOS | 0 | CMOS | P,E |
| S2222A | $512 \times 1$ Static | 400 | 940 | 7.5 | 0.01 | +10 | MOS | 0 | SiGate | P,E |
| S1103 | 1024 x 1 Dynamic | 310 | 580 | 450 | - | +16, +19 | MOS/Sense A. | 3 | P-SiGate | P,E |
| S146 | 1024 x 1 Dynamic | 210 | 390 | 550 | - | +19, +22 | MOS/Sense A. | 3 | P-SiGate | P,E |
| S1103-1 | 1024 x 1 Dynamic | 180 | 360 | 550 | - | +19, +22 | MOS/Sense A. | 3 | P-SiGate | P,E |
| S1103X | 1024 x 1 Dynamic | 120 | 270 | 550 | - | +19, +22 | MOS/Sense A. | 3 | P-SiGate | P,E |
| S1103A | 1024 x 1 Dynamic | 205 | 580 | 425 | 2.0 | +16, +19 | MOS/Sense A. | 2 | P-SiGate | P,E |
| S1103A-1 | 1024 x 1 Dynamic | 145 | 340 | 660 | 0.2 | +19, +22 | MOS/Sense A. | 2 | P-SiGate | P,E |
| S1103A-X | $1024 \times 1$ Dynamic | 125 | 285 | 660 | 0.2 | +19, +22 | MOS/Sense A. | 2 | P-SiGate | P,E |
| S4006 | $1024 \times 1$ QuasiStat | 400 | 650 | 450 | 50 | $-12,+5$ | TTL | 0 | $\mathrm{P}-\mathrm{I}^{2}$ | E,C |
| S4008 | $1024 \times 1$ QuasiStat | 500 | 900 | 450 | 50 | $-12,+5$ | TTL | 0 | $\mathrm{P}-\mathrm{I}^{2}$ | E,C |
| S4008-9 | $1024 \times 1{ }^{\text {c }}$ QuasiStat | 800 | 1000 | 450 | 50 | $-12,+5$ | TTL | 0 | P-I ${ }^{2}$ | E,C |
| S4015 | $1024 \times 1$ Static | 95 | 120 | 500 | - | +5 | TTL/Open C. | 2 | N -SiGate | E |
| S4015-2 | $1024 \times 1$ Static | 70 | 90 | 625 | - | +5 | TTL/Open C. | 2 | N -SiGate | E |
| S4025 | $1024 \times 1$ Static | 95 | 120 | 500 | - | +5 | TTL/3-State | 2 | N -SiGate | E |
| S4025-2 | $1024 \times 1$ Static | 70 | 90 | 625 | - | +5 | TTL/3-State | 2 | N -SiGate | E |
| S5101 | $256 \times 4$ Static | 650 | 650 | 110 | 0.05 | +5 | TTL/3-State | 4 | $)$ | P,E,C |
| S5101-1 | $256 \times 4$ Static | 450 | 450 | 110 | 0.05 | +5 | TTL/3-State | 4 |  | P,E,C |
| S5101-2 | $256 \times 4$ Static | 450 | 450 | 110 | 0.7 | +5 | TTL/3-State | 4 |  | P,E,C |
| S5101-3 | $256 \times 4$ Static | 650 | 650 | 110 | 0.7 | +5 | TTL/3-State | 4 | CMOS | P,E,C |
| S5101-8 | $256 \times 4$ Static | 800 | 800 | 110 | 2.5 | +5 | TTL/3-State | 4 | SiGate | P,E,C |
| S5101L | $256 \times 4$ Static | 650 | 650 | 110 | 0.05 | +5 | TTL/3-State | 4 |  | P,E,C |
| S5101L-1 | $256 \times 4$ Static | 450 | 450 | 110 | 0.05 | +5 | TTL/3-State | 4 |  | P,E,C |
| S5101L-2 | $256 \times 4$ Static | 450 | - 450 | 110 | 0.7 | +5 | TTL/3-State | 4 |  | P,E,C |
| S5101L-3 | $256 \times 4$ Static | 650 | 650 | 110 | 0.7 | +5 | TTL/3-State | 4 | $)$ | P,E,C |
| S6508 | $1024 \times 1$ Static | 460 | 730 | 50 | 0.5 | +5 | TTL | 2 | CMOS | E,C |
| S6508A | $1024 \times 1$ Static | 300 | 465 | 50 | 0.5 | +5 | TTL | 2 | CMOS | E,C |
| S6810 | $128 \times 8$ Static | 1000 | 1000 | 650 | N/A | +5 | TTL | 0 | N -SiGate | P,E,S |
| S6810-1 | $128 \times 8$ Static | 575 | 575 | 650 | N/A | +5 | TTL | 0 | N -SiGate | P,E,S |
| S6810A | $128 \times 8$ Static | 450 | 450 | 350 | N/A | +5 | TTL | 0 | N -SiGate | P,E,S |
| S6810A-1 | $128 \times 8$ Static | 350 | 350 | 400 | N/A | +5 | TTL | 0 | N -SiGate | P,E,S |

ROMs/PROMs

| Part No. | Description | Organization | Max. Power <br> Dissip. (mW) | Supplies (V) | Max. Access Time | Process | Packages |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S3514 | 4096 Bit Static ROM | $512 \times 8$ | 500 | +5,-12 | $1 \mu \mathrm{~s}$ | $\mathrm{P}-\mathrm{I}^{2}$ | P,E |
| S5204A | 4096 Bit Static EPROM | $512 \times 8$ | 750 | +5,-12 | 750 ns | P-SiGate | C |
| S5232 | 4096 Bit Static ROM | $512 \times 8$ or $1024 \times 4$ | 500 | +5,-12 | $1 \mu \mathrm{~s}$ | $\mathrm{P}-\mathrm{I}^{2}$ | P,E |
| S8564 | $9 \times 7$ Charac. Gen./ROM | 64 Word | 1100 | +5,-12 | 450 ns | P-I ${ }^{2}$ | P,E |
| S8771 | 5120 Bit ROM | $512 \times 10$ | 1000 | +5,-12 | 450 ns | P-I ${ }^{2}$ | P,E |
| S8865 | 8192 Bit ROM | $2048 \times 4$ | 635 | +5,-12 | $1.3 \mu \mathrm{~s}$ | $\mathrm{P}-\mathrm{I}^{2}$ | P,E |
| S8996 | 16,384 Bit ROM | $4096 \times 4$ | 368 | +5,-12 | $1.8 \mu \mathrm{~s}$ | $\mathrm{P}-\mathrm{I}^{2}$ | P,E |
| S9996 | 16,384 Bit ROM | $2048 \times 8$ | 368 | +5,-12 | $1.8 \mu \mathrm{~s}$ | P-I ${ }^{2}$ | P,E |
| S6830 | 8192 Bit Static ROM | $1024 \times 8$ | 650 | +5 | 575 ns | N -SiGate | P,E |
| S6831 | 16,384 Bit Static ROM | $2048 \times 8$ | 150 | +5 | 450 ns | N -SiGate | C |
| S6834 | 4096 Bit Static EPROM | $512 \times 8$ | 750 | +5,-12 | 575 ns | P-SiGate | C |
| S6834-1 | 4096 Bit Static EPROM | $512 \times 8$ | 750 | +5,-12 | 750 ns | P-SiGate | C |

Note: All ROMs are mask-programmable for custom patterns to meet your requirements.

## Future Products

RAM - $1024 \times 1$ bit High Speed (60/45 ns), VMOS, 16 pins
RAM - $1024 \times 4$ bit Static, VMOS
RAM (S6518) - $1024 \times 1$ bit Static CMOS, 18 pins
RAM - $1024 \times 4$ bit Static N-Channel depletion load
RAM - $4096 \times 1$ bit Static, N-Channel depletion load

## ADVANCED PRODUCT DESCRIPTION



## FUNCTIONAL DESCRIPTION

The AMI S4015 and S4025 are a family of 1024 words by 1 bit fully decoded static Random Access Memories. These RAMs are designed for buffer and control storage and high performance, main memory applications. They are fully compatible with TTL logic families in all respects: inputs, outputs, and single +5 V supply. Both open collector ( S 4015 ) and threestate output (S4025) are available.

## TYPICAL APPLICATIONS

Buffer, Cache, Mainframe Memory, Control Storage, Add-On Memory, Etc.
The S4015 and S4025 family is fabricated with N-Channel MOS silicon gate process. The design takes advantage of depletion load transistors to achieve higher speed. The simple design and process allows the production of high speed MOS RAMs which are compatible to the performance of Bipolar RAMs, but offering the advantages of lower power dissipation and cost.

## Absolute Maximum Ratings*

Temperature Under Bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
All Output or Supply Voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 to +7 Volts
All Input Voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 to +5.5 Volts
D.C. Output Current ............................................................................................. . . . 20 mA

## *Comment:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. Characteristics [1] $\quad \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$

| Symbol | Test | Min. | Typ. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OL1 }}$ | S4015-2 Output Low Voltage |  |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OL} 2}$ | S4015 Output Low Voltage |  |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OL} 3}$ | S4025 Family Output Low Voltage |  |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=7 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 2.1 |  |  | V |  |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | 0.8 | V |  |
| $\mathrm{I}_{\text {IL }}$ | Input Low Current |  | -1 | -40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}^{\text {, }} \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |
| ${ }^{\text {IH }}$ | Input High Current |  | 1 | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ |
| $\mathrm{I}_{\text {CEX }}$ | S4015 Family Output Leakage Current |  | 10 | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=4.5 \mathrm{~V}$ |
| ${ }^{\text {I }}$ OFF ${ }^{\text {l }}$ | S4025 Family Output Current (High Z) |  | 10 | 50 | $\mu \mathrm{A}$ | $\mathrm{v}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V} / 2.4 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{OS}}{ }^{[2]}$ | S4025 Family Current Short Circuit to Ground |  |  | -100 | mA | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | S4025 Family Output High Voltage | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}$ |
| ${ }^{\text {CCl }}$ | $\underset{\substack{\text { S4015, S4025, Power Supply } \\ \text { Current }}}{\text { St }}$ |  | 60 | 100 | mA | All Inputs Grounded, Output Open |
| ${ }^{\text {I CC2 }}$ | $\begin{aligned} & \text { S4015-2, S4025-2, Power } \\ & \text { Supply Current } \end{aligned}$ |  | 100 | 125 | mA | All Inputs Grounded, Output Open |

NOTES: 1. The operating ambient temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm-up. Typical thermal resistance values of the package at maximum temperature are:

$$
\begin{aligned}
& \theta_{\mathrm{JA}}\left(@ 400 \mathrm{f}_{\mathrm{PM}} \text { air flow }\right)=45^{\circ} \mathrm{C} / \mathrm{W} \\
& \theta_{\mathrm{JA}}(\text { still air })=60^{\circ} \mathrm{C} / \mathrm{W} \\
& \theta_{\mathrm{JC}}=25^{\circ} \mathrm{C} / \mathrm{W}
\end{aligned}
$$

2. Duration of short circuit current should not exceed 1 second.

TRUTH TABLE

| Inputs |  | Output <br> S4015 Family | Output <br> S4025 Family | Mode |  |
| :--- | :--- | :--- | :---: | :---: | :---: |
| CS | WE | $\mathrm{D}_{\text {IN }}$ | D OUT | DOUT |  |
| H | X | X | H | High Z | Not Selected |
| L | L | L | H | High | Write "O" |
| L | L | H | H | High | Write "1" |
| L | H | X | DOUT | DOUT $^{\text {OUN }}$ | Read |

S4015 Family A.C. Characteristics ${ }^{[1]} \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$
READ CYCLE

| Symbol | Test | S4015-2 <br> Limits <br> Myp. Max. | S4015 <br> Min. <br> Limits <br> Typ. Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| ${ }^{\mathrm{t}} \mathrm{ACS}$ | Chip Select Time | 5 | 40 | 5 |
| ${ }^{\mathrm{t}} \mathrm{RCS}$ | Chip Select Recovery Time | 40 | 45 | ns |
| ${ }^{\mathrm{t}} \mathrm{AA}$ | Address Access Time | 60 | 70 | 75 |
| ${ }^{\mathrm{t}} \mathrm{OH}$ | Previous Read Data Valid After <br> Change of Address | 10 | 10 | ns |

WRITE CYCLE

| Symbol | Test | Min. Typ. Max. | Min. Typ. Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {twS }}$ | Write Enable Time | 40 | 40 | ns |
| ${ }^{\text {t }}$ WR | Write Recovery Time | 545 | $5 \quad 45$ | ns |
| ${ }^{\text {t }}$ W | Write Pulse Width | 50 | 50 | ns |
| ${ }^{\text {t WSD }}$ | Data Set-Up Time Prior to Write | 5 | 5 | ns |
| ${ }^{\text {t }}$ WHD | Data Hold Time after Write | 5 | 5 | ns |
| ${ }^{\text {t WSA }}$ | Address Set-Up Time | 15 | 30 | ns |
| ${ }^{\text {t WHA }}$ | Address Hold Time | 5 | 5 | ns |
| ${ }^{\text {t WSCS }}$ | Chip Select Set-Up Time | 5 | 5 | ns |
| ${ }^{\text {t }}$ WHCS | Chip Select Hold Time | 5 | 5 | ns |

## TEST CONDITIONS



## READ CYCLE



PROPAGATION DELAY FROM CHIP SELECT


## WRITE CYCLE



S4025 Family A.C. Characteristics ${ }^{[1]} \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$
READ CYCLE

| Symbol | Sest <br> Lim25-2 <br> Min. Typ. Max | S4025 <br> Min. Typ. Max. | Units |  |
| :--- | :--- | :---: | :---: | :---: |
| ${ }^{\mathrm{t}}$ ACS | Chip Select Time | 5 | 40 | 5 |
| ${ }^{\mathrm{t}}$ ZRCS | Chip Select to HIGH Z | 40 | 45 | ns |
| ${ }^{\mathrm{t}}$ AA | Address Access Time | 60 | 70 | 40 |
| ${ }^{\mathrm{t}} \mathrm{OH}$ | Previous Read Data Valid after <br> Change of Address | 10 | 75 | 95 |
| ns |  |  |  |  |

WRITE CYCLE

| Symbol | Test | Min. Typ. Max. | Min. Typ. Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| ${ }^{\text {t}}$ ZWS | Write Enable to HIGH Z | 40 | 40 | ns |
| ${ }^{\text {t}}$ WR | Write Recovery Time | 5 | 45 | 5 |
| ${ }^{\mathrm{t}}$ W | Write Pulse Width | 50 | 50 | ns |
| ${ }^{\mathrm{t}}$ WSD | Data Set-Up Time Prior to Write | 5 | 5 | ns |
| ${ }^{\mathrm{t}}$ WHD | Data Hold Time After Write | 5 | 5 | ns |
| ${ }^{\text {t}}$ WSA | Address Set Up Time | 15 | 30 | ns |
| ${ }^{\text {t}}$ WHA | Address Hold Time | 5 | 5 | ns |
| ${ }^{\text {t}}$ WSCS | Chip Select Set-Up Time | 5 | ns |  |
| ${ }^{\text {t}}$ WHCS | Chip Select Hold Time | 5 | 5 | ns |

## TEST CONDITIONS

A.C. LOADING CONDITIONS

## READ CYCLE



PROPAGATION DELAY FROM CHIP SELECT


## WRITE CYCLE


(ALL ABOVE MEASUREMENTS REFERENCED TO 1.5 V )

## ADVANCED PRODUCT DESCRIPTION

(

## FUNCTIONAL DESCRIPTION

The AMI S5101 family of $256 \times 4$ bit high speed CMOS RAMs offers ultra low power and fully static operation with a single 5 volt power supply. With data inputs and outputs on adjacent pins, either separate or common data I/O applications can be easily selected for maximum design flexibility. The very low power of these RAMs makes them an ideal choice where battery augmented non-volatile RAM storage is mandatory.

The S5101 family is totally static, making clocking unnecessary for a new address to be accepted. The stored data is read out nondestructively and in the same polarity as the
original input data. The outputs are disabled with output disable (O.D.), either ( $\overline{\mathrm{CE}}_{1}$ ) or $\mathrm{CE}_{2}$ ), or during a write cycle ( $\mathrm{R} / \mathrm{W}=\mathrm{LOW}$ ). The read/write input or output disable input allows these RAMs to be used in common data I/O systems by forcing the output into a high impedance state during a write operation.

When deselected, the S5101 and S5101-3 draw only 10 microamps and 140 microamps, respectively, from the 5 volt supply. The S5101L and S5101L-3 are identical to the S5101 and S5101-3, respectively, with the additional feature of guaranteed data retention a a power supply voltage as low as 2.0 volts.

## ABSOLUTE MAXIMUM RATINGS*

| Ambient Temperature Under Bias | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | Maximum Power Supply Voltage | +11 V |
| :--- | ---: | :--- | ---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Power Dissipation | 1 Watt |
| Voltage on Any Pin with |  |  |  |
| Respect to Ground | -0.3 V to $\mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ |  |  |

*COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
D.C. CHARACTERISTICS
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ (Unless otherwise specified)

| SYMBOL | PARAMETER | LIMIT |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. |  |  |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Leakage Current |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {CC }}$ |
| $\mathrm{I}_{\mathrm{LO}}$ | Output Leakage Current |  | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\mathrm{CE}}_{1}=\mathrm{V}_{\mathrm{IH}} \mathrm{CE}_{2}=\mathrm{V}_{\mathrm{IN}} \\ & \mathrm{~V}_{\mathrm{OUT}}=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Operating Supply Current |  | 22 | mA | Outputs $=$ Open, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ to $\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{I}_{\text {CCL }}$ | Standby Supply Current S5101 S5101-3 S5101-3 |  | $\begin{gathered} 10 \\ 140 \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}} \\ & \text { except } \mathrm{CE}_{2} \leqslant 0.2 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | -0.3 | 0.65 | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage |  | 0.4 | V | $\mathrm{IOL}=2 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ |

LOW $\mathrm{V}_{\mathrm{CC}}{ }^{[1]}$ DATA RETENTION CHARACTERISTICS FOR S5101L, S5101L-3 $\quad \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | LIMIT |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. |  |  |
| $\mathrm{V}_{\mathrm{DR}}$ | $\mathrm{V}_{\mathrm{CC}}$ for Data Retention | 2.0 |  | V | $\mathrm{CE}_{2} \leqslant 0.2 \mathrm{~V}$ |
| $\mathrm{I}_{\text {CCDR }}$ | $\begin{aligned} & \text { Data Retention Supply Current } \\ & \text { S5101L } \\ & \text { S5101L-3 } \\ & \hline \end{aligned}$ |  | $\begin{gathered} 2 \\ 30 \\ \hline \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DR}} \\ & \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=20 \mathrm{~ns} \end{aligned}$ |
| ${ }^{\text {t }}$ CDR | Chip Deselect to Data Retention Time | 0 |  | ns |  |
| $t_{\text {R }}$ | Operation Recovery Time | $\mathrm{t}_{\mathrm{RC}}{ }^{[2]}$ |  | ns |  |

NOTES:
[1] For guaranteed low VCC Data Retention @ 2.0V, order should include S5101L or S5101L-3 Numbers.
[2] $\mathrm{t}_{R C}=$ Read Cycle Time.

## A.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ (Unless otherwise specified)
READ CYCLE

| SYMBOL | PARAMETER | S5101-1 \& S5101L-1 <br> LIMITS |  | $\begin{gathered} \text { S5101, S5101L } \\ \text { S5101-3, S5101L-3 } \\ \text { LIMITS } \\ \hline \end{gathered}$ |  | S5101-8 <br> LIMITS |  | UNITS | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| TRC | Read Cycle Time | 450 |  | 650 |  | 800 |  | ns | SEE A.C. CONDITIONS |
| $\mathrm{T}_{\text {ACC }}$ | Access Time |  | 450 |  | 650 |  | 800 | ns |  |
| $\mathrm{T}_{\mathrm{CO1}}$ | CE1 to Output Delay |  | 420 |  | 600 |  | 800 | ns |  |
| $\mathrm{T}_{\mathrm{C} 02}$ | CE2 to Output Delay |  | 500 |  | 700 |  | 900 | ns |  |
| T OD | Output Disable to <br> Enabled Output Delay |  | 300 |  | 350 |  | 500 | ns |  |
| $\mathrm{T}_{\mathrm{DF}}$ | Output Disable To Output HI-Z Stage Delay | 30 |  | 50 |  | 50 |  | ns | OF TEST ANDA.C. TEST LOAD |
| $\mathrm{T}_{\mathrm{DF} 1}$ | CE1 To Output H-Z Delay | 30 |  | 50 |  | 50 |  | ns |  |
| $\mathrm{T}_{\mathrm{DF} 2}$ | CE2 To Output HI-Z Delay | 30 |  | 50 |  | 50 |  | ns |  |
| $\mathrm{T}_{\mathrm{OH}}$ | Output Data Valid Into Next Cycle | 30 |  | 50 |  | 50 |  | ns |  |

## READ CYCLE



NOTE: THE INDETERMINATE STATE OF THE OUTPUT WILL OCCUR FOR SOME TIME PERIOD BETWEEN Ons AND THE FULL DURATION OF TCO1. AFTER BOTH OD AND $\overline{C E}_{1}$ HAVE GONE LOW.
A.C. CHARACTERISTICS FOR WRITE CYCLE - SEPARATE OR COMMON DATA I/O USING OUTPUT DISABLE $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ (Unless otherwise specified)
WRITE CYCLE

| SYMBOL | PARAMETER | S5101-1 \& S5101L-1LIMITS |  | $\begin{gathered} \text { S5101, S5101L } \\ \text { S5101-3, S5101L-3 } \\ \text { LIMITS } \\ \hline \end{gathered}$ |  | S5101-8 LIMITS |  | UNITS | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| T WC | Write Cycle Time | 450 |  | 650 |  | 800 |  | ns | SEE A.C. CONDITIONS |
| $\mathrm{T}_{\text {AW }}$ | Address To Write Delay | 130 |  | 150 |  | 200 |  | ns |  |
| $\mathrm{T}_{\mathrm{CW} 1}$ | CE1 to Write Delay | 400 |  | 550 |  | 800 |  | ns |  |
| $\mathrm{T}_{\text {CW } 2}$ | CE2 to Write Delay | 400 |  | 550 |  | 800 |  | ns |  |
| $\mathrm{T}_{\text {DW }}$ | Data Set-Up to End of Write Time | 250 |  | 400 |  | 500 |  | ns | OF TEST |
| ${ }^{\text {T }}$ DH | Data Hold After End of Write Time | 50 |  | 100 |  | 100 |  | ns | AND A.C. TEST LOAD |
| $\mathrm{T}_{\text {WP }}$ | Write Pulse Width (For Write Cycle 1) | 250 |  | 400 |  | 500 |  | ns |  |
| $\mathrm{T}_{\text {WR }}$ | End of Write to New Address Recovery Time | 70 |  | 100 |  | 100 |  | ns |  |
| $\mathrm{T}_{\mathrm{DS}}$ | Output Disable to Data-In Set-Up Time | 130 |  | 150 |  | 200 |  | ns |  |

## CAPACITANCE

| SYMBOL | PARAMETERS | LIMIT |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. |  |  |
| $\mathrm{C}_{\text {IN }}$ | İnput Capacitance | . | 8 | pF | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$, on all Input Pin |
| $\mathrm{C}_{0}$ | Output Capacitance |  | 12 | pF | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ |



WRITE CYCLE 1 - FOR SEPARATE OR COMMON DATA I/O


PRODUCT SELECTION GUIDE

| DEVICE NUMBER | ACCESS TIME (NS) | STANDBY CURRENT $\mu$ A/DEVICE | POWER DOWN <br> GUARANTEED AT 2.0V |
| :---: | :---: | :---: | :---: |
| S5101-3 | 650 | 140 | NO |
| S5101L-3 | 650 | 140 | YES |
| S5101 | 650 | 10 | NO |
| S5101L | 650 | 10 | YES |
| S5101-2 | 450 | 140 | NO |
| S5101L-2 | 450 | 140 | YES |
| S5101-1 | 450 | 10 | NO |
| S5101L-1 | 450 | 10 | YES |
| S5101-8 | 800 | 500 | NO |

A $1024 \times 16$ BIT (or $2 \mathrm{~K} \times 8$ or $4 \mathrm{~K} \times 4$ ) CMOS READ/WRITE MEMORY


[^0]S6508/S6508A
$1024 \times 1$ BIT STATIC CMOS RAM
AMERICAN MICROSYSTEMS, INC.

## ADVANCED PRODUCTION DESCRIPTION

(

## FUNCTIONAL DESCRIPTION

The AMI S6508 family of $1024 \times 1$ bit RAMs offers ultra low power dissipation and static operation with a single 4 V to 11 V power supply. Either separate or common Data I/O can be easily selected to maximize design flexibility. In applications requiring both high speed yet very low power for battery augmented non-volatile RAM storage, the S6508 family ivould be an ideal selection.

Address registers included in the device can improve and simplify system performance while reducing memory system package count. These internal registers latched on the HIGH to LOW transition of the chip select ( $\overline{\mathrm{CS}})$. With $\overline{\mathrm{CS}}$ in the LOW state, S6508 family can perform the Read ( $\overline{\mathrm{WE}}=\mathrm{HIGH}$ ) or Write ( $\overline{\mathrm{WE}}=$ LOW) operations. The address which is written into or read out of was stored in the input registers when $\overline{\mathrm{CS}}$ went LOW.

CMOS TO CMOS - S6508A/S6508A-1

## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage | +12.0V |
| :---: | :---: |
| Input or Output Voltage Applied | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range |  |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

AC CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 10 \mathrm{~V}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| SYMBOL | PARAMETER | LIMIT |  | LIMIT |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \text { S6508A-1 } \\ \text { MIN } \\ \text { MAX } \end{gathered}$ |  | $\operatorname{MIN}^{\text {S6508A }}{ }_{\text {MAX }}$ |  |  |
| $\mathrm{T}_{\text {AC }}$ | $\begin{aligned} & \text { Access Time from } \mathrm{CS}_{1} \\ & \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V} \end{aligned}$ |  | 200 95 |  | $\begin{aligned} & 350 \\ & 150 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \text { ns } \end{aligned}$ |
| $\mathrm{T}_{\mathrm{EN}}$ | Output Enable Time $\begin{aligned} V_{C C} & =5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}} & =10 \mathrm{~V} \end{aligned}$ |  | 120 55 |  | 210 90 | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| ${ }^{\text {D }}$ DIS | Output Disable Time $\begin{aligned} \mathrm{V}_{\mathrm{CC}} & =5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}} & =10 \mathrm{~V} \end{aligned}$ |  | 120 55 |  | 210 90 | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{T}_{\mathrm{CS} 1}$ | $\begin{gathered} \mathrm{CS}_{1} \text { Pulse Width (POS) } \\ \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V} \end{gathered}$ | 135 65 |  | 235 95 |  | $\begin{aligned} & \text { ns } \\ & \text { ni } \end{aligned}$ |
| $\mathrm{T}_{\overline{\mathrm{CS} 1}}$ | $\begin{gathered} \mathrm{CS}_{1} \text { Pulse Width (NEG) } \\ \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V} \end{gathered}$ | 200 95 |  | 350 150 |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\mathrm{T}_{\text {WP }}$ | $\begin{aligned} & \text { Write Pulse Width (NEG) } \\ & V_{C C}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=10 \mathrm{~V} \end{aligned}$ | 135 65 |  | 235 95 |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\mathrm{T}_{\text {ADD }}$ | Address Setup Time $\begin{aligned} \mathrm{V}_{\mathrm{CC}} & =5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}} & =10 \mathrm{~V} \end{aligned}$ | 5 5 |  | 10 10 |  | ns |
| $\mathrm{T}_{\text {ADDH }}$ | Address Hold Time $\begin{aligned} \mathrm{V}_{\mathrm{CC}} & =5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}} & =10 \mathrm{~V} \end{aligned}$ | 60 30 |  | 105 45 |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{T}_{\text {DS }}$ | Data Setup Time $\begin{aligned} \mathrm{V}_{\mathrm{CC}} & =5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}} & =10 \mathrm{~V} \end{aligned}$ | 135 65 |  | 235 95 |  | $\begin{aligned} & \mathrm{ns} \\ & \text { ns } \end{aligned}$ |
| $\mathrm{T}_{\mathrm{PH}}$ | Data Hold Time $\begin{aligned} \mathrm{V}_{\mathrm{CC}} & =5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CC}} & =10 \mathrm{~V} \end{aligned}$ | 0 |  | 0 |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

DC CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}\right.$ to $11 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=$ Industrial $)$

| SYMBOL | PARAMETER | LIMIT |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX |  |  |
| $\mathrm{V}_{\text {IH }}$ | Logical "1" Input Voltage | $70 \% \mathrm{~V}_{\mathrm{CC}}$ |  | V |  |
| $\mathrm{V}_{\text {IL }}$ | Logical "0" Input Voltage |  | 20\% $\mathrm{V}_{\text {CC }}$ | V |  |
| $\mathrm{I}_{\text {IL }}$ | Input Leakage | -1.0 | 1.0 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{IN}} \leqslant \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Logical "1" Output Voltage | $\mathrm{V}_{\mathrm{CC}}{ }^{-0.01}$ |  | V | $\mathrm{I}_{\text {OUT }}=0$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Logical "0" Output Voltage |  | GND+0.01 | V | $\mathrm{I}_{\text {OUT }}=0$ |
| $\mathrm{I}_{\mathrm{O}}$ | Output Leakage | -1.0 | 1.0 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{O}} \leqslant \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current S6508A |  | 500 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}{ }^{1}$ |
| ${ }^{\text {CC }}$ | Supply Current S6508A-1 |  | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}{ }^{1}$ |
| ${ }^{\text {CC }}$ | Supply Current S6508A/S6508A-1 |  | 3.5 | mA | $\mathrm{fc}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 7.0 | pF |  |
| $\mathrm{C}_{\mathrm{O}}$ | Output Capacitance |  | 10.0 | pF |  |

${ }^{1}$ Devices with data retention guaranteed at $\mathrm{V}_{\mathrm{CC}}=2.0$ are available.

CMOS TO TTL - S6508/S6508-1
ABSOLUTE MAXIMUM RATINGS

| Supply Voltage | +8.0V |
| :---: | :---: |
| Input or Output Voltage Supplied | GND -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range |  |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

AC CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\right.$ (One TTL Load), $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| SYMBOL | PARAMETER | LIMIT |  | LIMIT |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\overline{\text { MAX }}$ | MIN | ${ }^{8} \text { max }^{2}$ |  |
| $\mathrm{T}_{\mathrm{AC}}$ | Access Time from $\mathrm{CS}_{1}$ |  | 300 |  | 460 | ns |
| $\mathrm{T}_{\mathrm{EN}}$ | Output Enable Time |  | 180 |  | 285 | ns |
| ${ }^{\text {T }}$ DIS | Output Disable Time |  | 180 |  | 285 | ns |
| $\mathrm{T}_{\mathrm{CS} 1}$ | $\mathrm{CS}_{1}$ Pulse Width (POS) | 165 |  | 270 |  | ns |
| $\mathrm{T}_{\mathrm{CS} 1}$ | $\mathrm{CS}_{1}$ Pulse Width (NEG) | 300 |  | 460 |  | ns |
| $\mathrm{T}_{\text {WP }}$ | Write Pulse Width (NEG) | 165 |  | 270 |  | ns |
| $\mathrm{T}_{\text {ADDS }}$ | Address Setup Time | 7 |  | 15 |  | ns |
| $\mathrm{T}_{\mathrm{DS}}$ | Data Setup Time | 165 |  | 270 |  | ns |
| $\mathrm{T}_{\mathrm{DH}}$ | Data Hold Time | 0 |  | 0 |  | ns |

DC CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | LIMIT |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logical " 1 " Inputs Voltage | $\mathrm{V}_{\mathrm{CC}}{ }^{-2.0}$ | 0.8 | V |  |
| $\mathrm{V}_{\text {IL }}$ | Logical "0" Input Voltage |  | 0.8 | V |  |
| $\mathrm{I}_{\text {IL }}$ | Input Leakage | -1.0 | 1.0 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{IN}} \leqslant \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Logical "1" Output Voltage | $\mathrm{V}_{\mathrm{CC}}{ }^{-0.01}$ |  | V | $\mathrm{I}_{\text {OUT }}=0$ |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Logical "1" Output Voltage | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-0.2 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Logical "0" Output Voltage |  | GND +0.01 | V | $\mathrm{I}_{\text {OUT }}=0$ |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Logical "0" Output Voltage |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
| $\mathrm{I}_{0}$ | Output Leakage | -1.0 | 1.0 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{O}} \leqslant \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current S6508 |  | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}{ }^{1}$ |
| ${ }^{\text {CC }}$ | Supply Current S6508-1 |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}{ }^{1}$ |
| ${ }^{\text {I CC }}$ | Supply Current S6508/S6508-1 |  | 1.7 | mA | $\mathrm{fc}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 7.0 | pF |  |
| $\mathrm{C}_{\mathrm{O}}$ | Output Capacitance |  | 10.0 | pF |  |

[^1]ADVANCED PRODUCT DESCRIPTION


## FUNCTIONAL DESCRIPTION

The S 6810 is a static $128 \times 8$ Read/Write Memory designed and organized to be compatible with the S6800 Microprocessor. Interfacing to the S 6810 consists of an $8 \mathrm{Bit} \mathrm{Bi}-$ directional Data Bus, Seven Address Lines, a single Read/Write

Control line, and six Chip Enable lines, four negative and two positive.

For ease of use, the S 6810 is a totally static memory requiring no clocks or cell refresh. The S6810 is fabricated with N channel silicon gate technology to be fully DTL/TTL compatible with only a single +5 volt power supply required.

## ABSOLUTE MAXIMUM RATINGS

```
Supply Voltage VCC
    -0.3 to +7.0V
Input Voltage Vin
Operating Temperature Range TA
Storage Temperature Range Tstg
-0.3 to +7.0V
    0 to +70}\mp@subsup{0}{}{\circ}\textrm{C
-55 to +150 ' C
```

ADVANCED PRODUCT DESCRIPTION

|  |  |
| :---: | :---: |
| BLOCK DIAGRAM |  |
| FEATURES <br> - Static Operation - No Clocks Required <br> - High-speed -600 ns Typical Access Time <br> - Bus ORable Outputs - Three States <br> - Multiple ROM Control - 4 Chip Selects <br> - Standard Supplies - +5V, 0V, -12V <br> - S3514 Replaces FAIRCHILD 3514 <br> - $\quad$ S5232 Replaces National MM 5232 | PIN/PACKAGE CONFIGURATION <br> (Available in Pkgs. 2L, 1W - see Sec. 1) |

## FUNCTIONAL DESCRIPTION

The AMI S3514 and S5232 are TTL compatible MOS read-only memories (ROM) designed to store 4096 bits of information by programming one mask pattern. The word and bit organizations of these ROMs are either $512 \times 8$ or $1024 \times 4$. Both ROMs have push-pull outputs that can be in one of three states: HIGH, LOW or open (unselected state). This, plus the programmable Chip Selects, enables the use of several ROMs in parallel with no external components.

Since the ROM is a static device, no clocks are required, making these ROMs both versatile and easy to use.

Low threshold-voltage processing, utilizing AMI's I ${ }^{2 T M}$ is used with P-channel, depletion-mode MOS technology to provide direct output interfacing with TTL and DTL logic families. All inputs are protected to prevent damage from static charge accumulation.

## TYPICAL APPLICATIONS

Code Conversion, Table Lookup, Microprogramming, Control Logic.

## ABSOLUTE MAXIMUM RATINGS





```
Storage Temperature Range (Ambient). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 55 . . C to + 150'0
```


## RECOMMENDED OPERATING CONDITIONS

$\left(0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C}\right)$

|  | Parameter | Min. | Max. | Units | Notes (Page 5-8) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VSS | Supply Voltage | +4.75 | +5.25 | V |  |
| VDD | Supply Voltage | 0 | 0 | V | Note 1 |
| $\mathrm{V}_{\text {GG }}$ | Supply Voltage | -11.4 | -12.6 | V |  |
| VLL | Output Load Voltage | 0 | -12.6 | V | Note 2, 7 |
| VIL | Input Voltage, LOW Level | 0 | VSS ${ }^{-4.0}$ |  |  |
| $\mathrm{V}_{\text {IH }}$ | Input Voltage, HIGH Level | $\mathrm{V}_{\text {SS }}-1.5$ | $\mathrm{V}_{\mathrm{SS}}$ | V | Note 3 |
| $\mathrm{V}_{\text {IH }}$ | Input Voltage, HIGH Level | $\mathrm{V}_{\text {SS }}-2.0$ | VSS | V | Note 4 |

ELECTRICAL CHARACTERISTICS
$\left(\mathrm{V}_{\mathrm{SS}}=+5.0 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{GG}}=-12 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\mathrm{LL}}=-12 \mathrm{~V} \pm 5 \% ; 0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C}\right.$ unless noted otherwise)

|  | Parameter | Min. | Max. | Units | Notes (Page 5-8) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ISS | Supply Current, VSS |  | 28.0 | mA | Note 5 |
| IGG | Supply Current, $\mathrm{V}_{\text {GG }}$ |  | 28.0 | mA | Note 5 |
| RLL | Output Load Resistor | 500 | 2000 | $\Omega$ | Note 7 |
| II(L) | Input Leakage Current, |  | 1.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {SS }}-6.0 \mathrm{~V}$. Note 3 |
| IIL | Input Current, LOW Level | 0 | -150 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {SS }}-4.0 \mathrm{~V}$. Note 4 |
| $\mathrm{I}_{\mathrm{IH}}$ | Input Current, HIGH Level | -200 | -700 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {SS }}-2.0 \mathrm{~V}$. Note 4 |
| VOL | Output Voltage, LOW Level |  | 0.4 | V | $\mathrm{IOL}=1.6 \mathrm{~mA}$ |
| VOH | Output Voltage, HIGH Level | 2.4 |  | V | $\mathrm{IOH}^{\prime}=-100 \mu \mathrm{~A}$ |
| $\mathrm{I} \mathrm{O}(\mathrm{L})$ | Output Leakage Current |  | +10 | $\mu \mathrm{A}$ | Outputs disabled $\left(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{SS}}-6 \mathrm{~V}\right)$ |
| CIN | Input Capacitance |  | 10 | pF | Note 6 |
| $\mathrm{Co}_{0}$ | Output Capacitance |  | 10 | pF | Note 6 |
| $\mathrm{t}_{\text {ACCESS }}$ | Address to Output Access Time |  | 1000 | nsec | Note 8, See Timing |
| $\mathrm{t}^{\mathrm{C} S}$ | Chip Select to Output Delay |  | 800 | nsec |  |
| ${ }^{\text {t }}$ CD | Chip Deselect to Output Delay |  | 800 | nsec |  |

NOTES: 1. Not available on S5232
2. Not available on S3514
3. This parameter is for inputs without active pull-ups (programmable).
4. This parameter is for inputs with active pull-ups (programmable) for TTL interfaces. As the TTL driver goes to a HIGH level it must only provide $\mathrm{V}_{\mathrm{SS}}-2.0 \mathrm{~V}$ (this voltage must not be clamped) and the input circuit pulls the output of the TTL device to $V_{\text {SS }}$. See Optional Input Pull-up Characteristics.
5. Inputs at $V_{S S}$, outputs unloaded. $\mathrm{V}_{\mathrm{DD}}$ current comes only from the output loads.
6. $\mathrm{V}_{\text {Bias }}-\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{f}=1 \mathrm{MHZ}$.
7. This option available only on S5232 with $1024 \times 4$ organization. For $512 \times 8$ organization, $\mathrm{V}_{\mathrm{LL}}=0 \mathrm{~V}$. For $1024 \times 4$ organization, $\mathrm{V}_{\mathrm{LL}}=0 \mathrm{~V}$ if $\mathrm{R}_{\mathrm{LL}}$ is not programmed in; and $\mathrm{V}_{\mathrm{LL}}=-12 \mathrm{~V} \pm 5 \%$, if $\mathrm{R}_{\mathrm{LL}}$ is programmed in. See output stage circuit options.
8. Outputs sinking 1.6 mA or sourcing $-100 \mu \mathrm{~A}$ and total load capacitance $=75 \mathrm{pF}$.

## TIMING CHARACTERISTICS



OPTIONAL INPUT PULL-UP CHARACTERISTICS


## TYPICAL CHARACTERISTICS



## OUTPUT STAGE CIRCUIT OPTIONS



## OPERATING MODE

S3514

| Function | $512 \times 8$ | $1024 \times 4$ |
| :--- | :--- | :--- |
| Chip Select 0/A9 | 1 or 0 | A9 |
| Chip Select 1 | 1 or 0 | 1 or 0 |
| Chip Select 2 | 1 or 0 | 1 or 0 |
| Chip Select 3 | 1 or 0 | 1 or 0 |

1 = Most Positive = High Level Voltage
$512 \times 8$ : Chip Select 0/A9 operates as Chip Select 0.
$1024 \times 4:$ *A9 - Low enables odd outputs $\left(\mathrm{O}_{1}, \mathrm{O}_{3}, \mathrm{O}_{5}\right.$, O7)
A9 - High enables even outputs $\left(\mathrm{O}_{0}, \mathrm{O}_{2}, \mathrm{O}_{4}\right.$, $\mathrm{O}_{6}$ )
*See note 9 on the following page.
Chip Selects: Four programmable chip selects provide control over 16-S3514 ROMS with no external decoding.

## AMI ROM PUNCHED-CARD CODING FORMAT1

## First Card

Cols. Information Field
1-30 Customer
31-50 Customer Part Number
60-72 . AMI Part Number 2

## Second Card

| 1 | Organization ${ }^{3}$ |
| :--- | :--- |
| 3 | $\operatorname{CS}_{0}^{4} / A_{9}^{8}$ |
| 5 | $\operatorname{CS3}^{4}$ |
| 7 | $\operatorname{CS} 2^{4}$ |
| 9 | $\operatorname{CS1}^{4}$ |
| 11 | Active Pull-ups 5 |

55232

| Function | $512 \times 8$ | $1024 \times 4$ |
| :--- | :---: | :---: |
| Mode Control | 1 | 0 |
| Chip Select 1 | 1 or 0 | 1 or 0 |
| Chip Select 2 | 1 or 0 | 1 or 0 |
| Chip Select 3/A10 | 1 or 0 | address <br> A10 |
| $1=$ Most Positive $=$ High Level Voltage |  |  |

$512 \times 8$ : Mode Control - High
Chip Select 3/A10 operates as Chip Select 3.
1024 x 4. Mode Control - Low
${ }^{*}$ A 10 - High enables even outputs ( $\mathrm{B}_{2}, \mathrm{~B}_{4}, \mathrm{~B}_{6}$, B8)
A10 - Low enables odd outputs ( $\mathrm{B}_{1}, \mathrm{~B}_{3}, \mathrm{~B}_{5}$, B7)
*See note 9 on the following page.
Chip Selects: Three programmable chip selects provide control over 8-S5232 ROMs with no external decoding.

## First Card

Cols. Information Field
1-30 Customer
31-50 Customer Part Number
60-72 AMI Part Number 2

## Second Card

| 1 | Organization ${ }^{3}$ |
| :--- | :--- |
| 3 | $\operatorname{CS}_{3}^{4} / \mathrm{A}_{10}^{9}$ |
| 5 | $\mathrm{CS}^{4}$ |
| 7 | $\mathrm{CS}^{4}$ |
| 9 | Active Pull-ups ${ }^{5}$ |
| 11 | Series resistor to $\mathrm{V}_{\mathrm{LL}}{ }^{6}$ |

## AMI ROM PUNCHED-CARD CODING FORMAT ${ }^{1}$ (Cont.)

S3514

## Data Cards/512 x 8 Organization

1-4 Decimal Address
6-13 Output O7-00 (MSB thru LSB)
15-17 Octal Equivalent of output data ${ }^{7}$

## Data Cards/ $1024 \times 4$ Organization

1-4 Decimal Address (0-1022) even addresses
6-9. Output (MSB-LSB)
11-12 Octal Equivalent of output data ${ }^{7}$
50-53 Decimal Address (1-1023) odd addresses
55-58 Output (MSB-LSB)
60-61 Octal Equivalent of output data 7

S5232

## Data Cards/512 x 8 Organization

1-4 Decimal Address
6-13 Output B8-B1 (MSB thru LSB)
15-17 Octal Equivalent of output data ${ }^{7}$

## Data Cards/ $1024 \times 4$ Organization

1-4 Decimal Address (0-1022) even addresses
6-9 Output (MSB-LSB)
11-12 Octal Equivalent of output data ${ }^{7}$
50-53 Decimal Address (1-1023) odd addresses
55-58 Output (MSB-LSB)
60-61 Octal Equivalent of output data ${ }^{7}$

NOTES: 1. Positive logic formats accepted only.
2. Assigned by Marketing Department; may be left blank.
3. A " 0 " indicates $512 \times 8$; a " 1 " indicates $1024 \times 4$.
4. A " 0 " indicates the chip is enabled by a logic 0 , a " 1 " indicates it is enabled by a logic 1 , and a " 2 " indicates a "Don't Care" condition.
5. A" " 1 " indicates active pull-ups; a " 0 " indicates no pull-ups.
6. A " 0 " indicates an internal resistor, a " 1 " indicates no internal resistor. Available only witi $1024 \times 4$ organization.
7. The octal parity check is created by breaking up the output word into groups of three from right to left and creating a base 8 (octal) number in place of these groups. For example the output word 10011110 would be separated into groups 10/011/110 and the resulting octal equivalent number is 236 .
3. For $1024 \times 4$ organization, CSO/A9 input acts as A9 address. A9 LOW enables odd outputs; A9 HIGH enables even outputs. For this case, a " 0 " is required in this field. However, if it is required that A9 HIGH should enable odd outputs and A9 LOW should enable even outputs, a " 1 " may be punched in this field.
9. For $1024 \times 4$ organization, CS3/A10 acts as A10 address. A10 LOW enables odd outputs; and A10 HIGH enables even outputs. For this case, a " 0 " is required in this field. However, if it is required that A10 HIGH should enable odd outputs and A10 LOW should enable even outputs, a " 1 " may be punched in this field.

## TYPICAL APPLICATION



[^2]AMERICAN MICROSYSTEMS, INC.

## ADVANCED PRODUCT DESCRIPTION



## FUNCTIONAL DESCRIPTION

The S5204A is a high speed, static, $512 \times 8$ bit, erasable and electrically programmable read only memory designed for use in bus-organized systems. Both input and output are TTL compatable during both read and write modes. Packaged in a 24 pin hermetically sealed dual in-line package the bit pattern can be erased by exposing the chip to an ultra-violet light source
through the transparent lid, after which a new pattern can be written.

## TYPICAL APPLICATIONS

- Random Logic Replacement
- Programmable Waveforms
- Character Generation
- Electronic Keyboards
- ROM Program Debugging
- Code Translation
- Microprogramming
- Look-up Tables


## ABSOLUTE MAXIMUM RATINGS



NOTE: This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC (STATIC) CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{GG}}=-12.0 \mathrm{~V} \pm 5 \% \mathrm{~T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$ unless otherwise noted).

| SYMBOL | CHARACTERISTIC | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | InPUT VOLTAGE LOW |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | InPUT VOLTAGE HIGH | $\mathrm{v}_{\text {CC }}-2.25$ | $\mathrm{V}_{\mathrm{CC}}{ }^{+.3}$ | v |
| $\mathrm{v}_{\text {OL }}$ | OUTPUT VOLTAGE LOW $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{ma}$ |  | 0.4 | v |
| $\mathrm{v}_{\mathrm{OH}}$ | OUTPUT VOLTAGE HIGH $\mathrm{I}_{\mathrm{OH}}=200 \mu \mathrm{~A}$ | 2.4 |  | v |
| ${ }^{\text {L }}$ L | InPUT LEAKAGE CURRENT |  | 10 | $\mu \mathrm{a}$ |
| ${ }_{\text {I }} \mathrm{O}$ | OUTPUT LEAKAGE CURRENT $\mathrm{CS}=5 \mathrm{~V}$ |  | 20 | $\mu \mathrm{a}$ |
| $\mathrm{I}_{\mathrm{GG}}$ | $\mathrm{V}_{\mathrm{GG}}$ SUPPLY CURRENT |  | 45 | ma |
| ${ }^{\text {I CC }}$ | $\mathrm{V}_{\text {CC }}$ SUPPLY CURRENT |  | 50 | ma |
| $\mathrm{P}_{\mathrm{D}}$ | POWER DISSIPATION |  | 750 | mw |

NOTE: Program input $\mathrm{V}_{\text {PROG }}$ may be tied to $\mathrm{V}_{\text {CC }}$ during the Read.
AC (DYNAMIC) CHARACTERISTICS (Loading is as shown in Figure 1 unless otherwise noted).

| SYMBOL | CHARACTERISTIC | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| T ACC | ACCESS TIME |  | 750 | ns |
| T $_{\text {CO }}$ | CHIP SELECT TO |  | 400 | ns |
| TDD $^{\text {OUTPUT DELAY }}$ |  |  | ns |  |

PROGRAM CHARACTERISTICS (R/W G nd , Program pulse rise and fall time ( $10 \%$ to $90 \%$ ) are both at $1 \mu \mathrm{~s}$ max).

| SYMBOL | CHARACTERISTICS | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {AS }}$ | ADDRESS SET UP TIME | 10 |  | $\mu \mathrm{s}$ |
| TCSS | CHIP SELECT SET UP TIME | 10 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {DS }}$ | DATA SET UP TIME | 10 |  | $\mu \mathrm{s}$ |
| $\mathbf{T}_{\mathbf{A H}}$ | ADDRESS HOLD TIME | 10 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {CSH }}$ | CHIP SELECT HOLD TIME | 10 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {DH }}$ | DATA HOLD TIME | 10 |  | $\mu$ |
| $\mathrm{T}_{\mathrm{PWL}}$ | PROGRAM PULSE WIDTH LOW | 3 | 5 | ms |
| TPWH | PROGRAM PULSE WIDTH HIGH | 500 |  | $\mu s$ |
| VPROG* | PROGRAM AMPLITUDE | -55 | -50 | V |
| ${ }^{\text {I PROG }}$ | PROGRAM CURRENT |  | 35 | ma |
| TWS | WRITE SET UP TIME | 10 |  | $\mu \mathrm{s}$ |
| TWH | WRITE HOLD TIME | 5 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {RS }}$ | READ SET UP TIME | 10 |  | $\mu$ |

[^3]
## INTERFACE DESCRIPTION

| Pin | Label | Function |
| :---: | :---: | :---: |
| (15) | D0 | Data Lines - with the R/W line selected for Read ( $\mathrm{V}_{\mathrm{IH}}$ ), the Data Line ( D 0 through D 7 ) |
| (16) | D1 | are set to reflect the contents of the selected memory location. When the $\mathrm{R} / \mathrm{W}$ line is set |
| (17) | D2 | for Write ( $\mathrm{V}_{\mathrm{IL}}$ ), the Data Lines are stored at the addressed location of the 5204A when |
| (18) | D3 | VPROG is present. The Data Bus output drivers are three-state devices that remain in the |
| (19) | D4 | high impedance (off) state whenever CS is in the $\mathrm{V}_{\text {IH }}$ state or when $\mathrm{R} / \mathrm{W}$ is in the $\mathrm{V}_{\text {IL }}$ |
| (20) | D5 | state. |
| (21) | D6 |  |
| (22) | D7 |  |
| (2) | R/W | Read/Write - When this input line is set to $\mathrm{V}_{\mathrm{IH}}$, the device is in the Write mode, a low ( $\mathrm{V}_{\mathrm{IL}}$ ) signal puts it in to the Read mode. |
| (3) | CS | Chip Select - This input line must be set to $\mathrm{V}_{\text {IL }}$ for a Read or Write operation to be performed. When it is High $\left(\mathrm{V}_{\mathrm{IH}}\right)$ the output data bus is set to a high-impedance three-state condition. |
| (4) | VPROG | Program - In the Write mode, a 50Volt programming pulse at this input causes the data at the Data Lines to be stored in the selected address location. This pin should be tied to $\mathrm{V}_{\mathrm{CC}}$ for normal Read operations. |
| (5) | A0 | Address Lines - These lines select the 8 bit word in memory for Read or Write operation. |
| (6) | A1 |  |
| (7) | A2 |  |
| (8) | A3 |  |
| (9) | A4 |  |
| (10) | A5 |  |
| (11) | A6 |  |
| (13) $(14)$ | A 78 A8 |  |

CONTROL FUNCTION TRUTH TABLE

| CS | R/W | VPROG | MODE | OUTPUTS |
| :---: | :---: | :---: | :--- | :--- |
| 0 | 1 | VPROG | Write | Active Data Inputs |
| 0 | 0 | V $_{\text {CC }}$ | Read | Active |
| 1 | X | X | Standby | Floating |

## OPERATION

Initially, and after each erasure, all bits of the 5204A are in the LOW state (output 0 volts). Data is stored by selectively programming a HIGH into the desired bit locations. The R/W input (pin 2) is used to select the desired mode of operation. When the R/W input is HIGH the chip is in the write enable mode of operation. The outputs ( $\mathrm{D}_{0}-\mathrm{D}_{7}$ ) are disabled (floating) with the corresponding pins becoming the data inputs. The word address is selected in the same manner as in the Read mode. Data to be programmed is presented 8 bits in parallel and after the address and data are set up a programming pulse $\left(V_{P}=-50\right.$ volts $)$ is applied. $V_{P R O G}$ electrically writes the data into the memory array. Writing may be inhibited by deselecting the chip with the CS input at a HIGH during the write cycle. This feature allows true "on board" programming in bus organized systems where the $R / W$ and $V_{\text {PROG }}$ inputs are common and the device to be programmed is selected by means
of the chip select input as during read operations.
The amount of program energy required to insure memory retention may be defined as a function of the number of program pulses ( N ) times the program pulse width ( $\mathrm{t}_{\mathrm{pw}}$ ) ( $\mathrm{N} \times \mathrm{t}_{\mathrm{pw}} \geqslant 60 \mathrm{msec}$ ). This means if a 3 ms pulse is used, 20 program pulses are required, and if a 5 ms pulse is used 12 program pulses are required.

The read operation is accomplished by a LOW at the $\mathrm{R} / \mathrm{W}$ input with the program input connected to $\mathrm{V}_{\text {SS }}$ potential. True data (data out = date in) is valid after the address is stable. The CS input will disable (float) the outputs when HIGH to allow capability with bus organized systems.

Erasure is accomplished by exposing the array to a $2537 \AA$ ultra-violet light source (such as Ultra-Violet Products, Inc. Lamp Model S52 or UVS-54, Turner Designs PROM Eraser, Model 30 or equivalent) for a period of 7 to 10 minutes. The clear optical lid should be approximately one inch away from the lamp tubes.

FIGURE 1 -TEST CONDITIONS


FIGURE 2-READ CYCLE TIMING WAVEFORMS


FIGURE 3-PROGRAMMING CYCLE TIMING WAVEFORMS


FIGURE 4 -READ/PROGRAM/READ CYCLE TIMING WAVEFORM



## FEATURES

- Organized as 1024-Bytes of 8 Bits
- Static Operation
- Three-State Data Output
- Four Chip Enable Inputs (Mask Programmable)
- Single 5-Volt Power Supply
- TTL Compatible Input/Output
- Maximum Access Time $=575 \mathrm{~ns}$


## FUNCTIONAL DESCRIPTION

The S6830 is a mask programmable read only memory organized 1024 words $\times 8$ bits for application in byte organized systems. The S 6830 is totally bus compatible with the S 6800 microprocessor. Interfacing to the S 6830 consists
of an 8 bit three-state data bus, four mask programmable chip selects and ten address lines.

The S6830 is a totally static memory requiring no clocks. Access time is compatible with maximum data rates in a S6800 microprocessor system. The device operates from a single +5 volt power supply and is fabricated with N channel silicon gate technology.

ABSOLUTE MAXIMUM RATINGS (See Note 1)

| Supply Voltage $V_{C C}$ | -0.3 to +7.0 V |
| :--- | ---: |
| Input Voltage $V_{\text {in }}$ | -0.3 to +7.0 V |
| Operating Temperature Range $T_{A}$ | 0 to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range $T_{\text {stg }}$ | -55 to $+150^{\circ} \mathrm{C}$ |

NOTE: 1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

ADVANCED PRODUCT DESCRIPTION


## FEATURES

- Maximum Access Time $=450 \mathrm{~ns} @ \mathrm{C}_{\mathrm{L}}=130 \mathrm{pF}$ - The S6831B is pinout compatible with the Intel
- Low Power 150 mW avg.
- Organized as 2048-Bytes of 8 Bits
- Static Operation
- Three-State Data Output
- 3 Chip Enable Inputs (Mask Programmable)
- The S6831 is pinout similar with the S6830
- The S6831A is pinout compatible with the 2316A, 8316A


## FUNCTIONAL DESCRIPTION

The $\mathrm{S} 6831 / \mathrm{A} / \mathrm{B} / \mathrm{C}$ is a 16,384 bit Read Only Memory organized 2 K words x 8 bits. This ROM has been designed to supply large bit storage, high performance memory for micro-
processors and other demanding applications with simple interface requirements. The device will operate from a single +5 V supply and is manufactured with a N -channel silicon gate depletion load technology. This device is available in all common high density ROM pinouts.

ABSOLUTE MAXIMUM RATINGS (See Note 1)

| Supply Voltage $\mathrm{V}_{\mathrm{CC}}$ | -0.5 to +7.0 V | Operating Temperature Range $\mathrm{T}_{\mathrm{A}}$ | 0 to $+70^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- | ---: |
| Input Voltage $\mathrm{V}_{\text {in }}$ | -0.5 to +7.0 V | Storage Temperature Range $\mathrm{T}_{\text {stg }}$ | -55 to $+150^{\circ} \mathrm{C}$ |

[^4]

## FUNCTIONAL DESCRIPTION

The S 6834 is a high speed, static, $512 \times 8$ bit, eraseable and electrically programmable read only memory designed for use in bus-organized systems. Both input and output are TTL compatable during both read and write modes. Packaged in a 24 pin hermetically sealed dual in-line package the bit pattern can be erased by exposing the chip to an ultra-violet light source through the transparent lid, after which a new pattern can be written.

## TYPICAL APPLICATIONS

- ROM Program Debugging
- Code Translation
- Microprogramming
- Look-up Tables
- Random Logic Replacement
- Programmable Waveforms
- Character Generation
- Electronic Keyboards



## AMI 6800 Microcomputer Systems Family

## The AMI 6800 Microcomputer Systems Family

| Part No. | Description | Input/Output | Power Supply (V) | Process | Packages |
| :---: | :---: | :---: | :---: | :---: | :---: |
| S6800 | Microprocessor, 8-bit (MPU) | TTL | $+5 \mathrm{~V}$ | N -SiGate | C,S,P |
| S6810 | RAM, $128 \times 8$ | TTL | $+5 \mathrm{~V}$ | N -SiGate | S,E,P |
| S6810-1 | RAM, $128 \times 8$ | TTL | $+5 \mathrm{~V}$ | N -SiGate | S,E,P |
| S6810A | RAM, $128 \times 8$ | TTL | $+5 \mathrm{~V}$ | N-SiGate | S,E,P |
| S6810A-1 | RAM, $128 \times 8$ | TTL | +5V | N -SiGate | S,E,P |
| S6830 | ROM, 1024 x 8 | TTL | $+5 \mathrm{~V}$ | N-SiGate | S,E,P |
| S6831 | 16,384 Bit Static ROM | TTL | +5V | N -SiGate | S,P |
| S6834 | 4096 Bit Static EPROM | TTL | +5, -12V | P-SiGate | C |
| S6820 | Peripheral Interface Adapter (PIA) | TTL | $+5 \mathrm{~V}$ | N-SiGate | S,P,C |
| S6850 | Asynchronous Communications Interface (ACIA) | TTL | $+5 \mathrm{~V}$ | N -SiGate | S,E,P |
| S2350 | Synchronous Receiver/Transmitter (USRT) | TTL | $+5 \mathrm{~V}$ | N -SiGate | S,P,C |
| S6860 | 0-600 BPS Digital Modem | TTL | $+5 \mathrm{~V}$ | N-SiGate | P,S |
| S5204A | 4096 Bit Static EPROM | TTL | +5, -12V | P-SiGate | C |

## Future Products

## DEPLETION MODE CIRCUITS

S6800 - 8-bit Microprocessor
S6820 - Peripheral Interface Adapter
INDUSTRIAL TEMPERATURE RANGE
CIRCUITS ( $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ )
S6800I - 8-bit Microprocessor
S6820I - Peripheral Interface Adapter
S6810I - RAM $128 \times 8$
TWO-CHIP MICROCOMPUTER SYSTEM
S6802 - MPU with on-chip $128 \times 8$ RAM and a clock generator.
S6846 - Input/output with 2 K bytes of ROM and a programmable timer.
PERIPHERAL CIRCUITS
S68488 - General Purpose Bus Interface Circuit confirms to IEEE 488 specifications.
S6852 - Serial Synchronous Data Adapter - a bus compatible high speed synchronous communications interface.
S6847 - Video Generator Circuit - provides composite video input to a color or monochrome standard TV receiver (used as a low cost graphics terminal).
S6854 - Advanced Data Link Controller - compatible with data link communications standards such as ANSIADCCP, IBM-SDLC, and HDLC
S6840 - Programmable Timer Module - provides interval timing for controlling machine interfaces.

## AMI 6800 Microcomputer Hardware and Support Systems

AMI 6800 Microcomputer Systems Family<br>(an LSI family of microcomputer parts, all compatible<br>in signal and load levels, bus protocol, ctc.)<br>S6800 Microprocessor (MPU) (8-bit Parallel)<br>S6810 128 조 Static RAM<br>S6820 Peripheral Interface Adapter (PIA)<br>S6830 $1024 \times 8$ ROM<br>S6831 $2048 \times 8$ ROM<br>S6834 $512 \times 8$ EPROM<br>(Erasable and Reprogrammable)<br>S6850 Asynchronous Communications Interface Adapter (ACIA)<br>S6860 Digital Modem<br>S2350 Universal Synchronous Receiver/Transmitter (USRT)<br>S5101 $256 \times 4$ Static CMOS RAM

## Cross-Product and Timesharing Software

## Prototyping and

 Evaluation Aids(for circuit and program cvaluation, design development and simple programming.)

EVK 300 Prototyping Board
EVK 200 Prototyping Board Kit
EVK 100 Prototyping Board Kit EVK 99 Prototyping Board Kit
(for AMI 6800 program deve-
lopment on large scale computers
and timeshare networks.)
Cross-Assembler (ANSI FORTRAN IV, also available on National CCS timeshare)
Linking Loader (ANSI FORTRAN IV, also available on National CCS timeshare)
Simulator
(ANSI FORTRAN IV, also
available on National
CCS timeshare)

## Applications and Customer Support

Applications Engineering Microcomputer Workshops and Seminars


To take full advantage of microcomputers, look to AMI for the superior AMI 6800 family of microcomputer hardware and all the support you need to put it together. AMI offers everything from simple prototyping boards to the resourceful, convenient, and sophisticated Microcomputer Development Center, and some of the most advanced resident and crossproduct software in the industry. AMI offers total support - to make your product design and development task quick, economical, and reliable. It allows you to get your product on the market earlier and thereafter support it better.

Microcomputer Development Center (MDC)
(for complete and effective initial hardware and program development and systems integration; for subsequent product hardware and software expansion, customer support, incoming parts testing, and multiple other uses.)

## Interface Modules

Quad Flexible Disk Interface
RS 232 Interface
Current Loop Interface
Printer Interface
Hi Speed Tape Reader Interface
EPROM Programmer AMI $512 \times 8$
General Purpose Peripherals
Interface (User Defined)
Data Acquisition* A/D
Analog Output* D/A


## AMI 6800 Microcomputer Systems

## THE FIRST FAMILY

The AMI S6800 Microcomputer Systems Family is an LSI integrated circuit family for building microcomputers. In its hardware concept it is the same as the SSI and MSI families, except with SSI/MSI each integrated circuit is only an individual logic element (or segment of a larger random logic circuit), whereas in the LSI family each is a whole subsystem of a microcomputer.

By bringing to LSI microcomputer hardware the advantages of the family concept - a series of functionally and electrically matched circuits - the AMI S6800 allows the circuit designer to build complete microcomputer systems of different configurations by simply selecting from the matched subsystem circuits, interconnecting them with the microprocessor into a system, and providing the necessary operating voltages and clock signals. Such a method is superior to choosing an MPU and then matching different memory or I/O circuits to it through interfaces, as .must be done with many microprocessor products. The matched LSI family makes the design task simple, fast, and the functional complexity of the system can be increased, while physical size is reduced.

The AMI S6800 Microcomputer Family is a leader in developing this family concept, because S6800 has a wide selection of compatible memory, I/O, and auxiliary circuits, has comprehensive hardware and software support, and wide user acceptance.

## COMPLETE AND EASY

The AMI S6800 Microcomputer Family hardware includes the S6800 Microprocessor, a selection of RAM, ROM, and PROM memories, a wide variety of data input/output circuits, and various other support circuits. These components may be assembled in a building block manner into a simple or complex microcomputer system, for many general and special purpose applications. It remains to the user to integrate the microcomputer into his own larger system and to program it for a specific task.

One important design feature of the S6800 family is that within any microcomputer system all components are directly compatible in the system bus and I/O protocol, as well as in individual signal functions, circuit performance characteristics, and logic levels. All operate on a single +5 V power supply.

To facilitate system design and programming, AMI provides versatile and easy to use prototyping hardware, various software packages for program generaticn, an
economical CRT/disc system for on-site program generation and debugging, comprehensive hardware and software reference documentation, and other applications support. Such backup is a continuous and expanding effort at AMI.

## THE BASIC SYSTEM

A basic S6800 system is shown in Figure 1. In this system the S6800 Microprocessor (MPU) is supported by RAM and ROM (or PROM) memory and controls one input/output circuit. The 1024-byte ROM (or 512-byte eraseable PROM) is used to store the operating program, the 128 -byte RAM provides working storage for the MPU, and the Peripheral Interface Adapter (PIA) provides two independently programmable 8 -bit input/output ports for communicating with two peripheral devices.

The S6800 system is bus oriented. Eight lines form the data bus and 16 more lines make up the address bus. The MPU controls the bus and all other devices the memories and the PIA - attach to the bus and wait for instructions from the MPU to supply or receive data. In the system shown in Figure 1, the MPU uses address lines A2, A13, and A14 to select one of the three devices on the bus and uses the Read/Write and Valid Memory Address lines to instruct the devices to receive or send data to the MPU. When communicating with the PIA, address lines A0 and A1 are used to select among the two peripheral devices A and B; the CA1, CA2, CB1, and CB2 lines can be used to send out control signals to the peripherals, or receive service requests.

The basic system is a complete microcomputer, which can be used for a large variety of applications. It is simple but versatile. It can be easily reprogrammed by changing the ROM or using the eraseable PROM instead. The user must provide only the two-phase clock signal source, a power-up/restart circuit, and a single +5 V power supply to complete the hardware.

## AN S6800 SYSTEM EXPANDS GRACEFULLY

The S6800 Microcomputer Family is easy to expand. It has every one of the basic types of memories RAM, ROM, and PROM - and all essential forms of interfaces for digital telecommunication and peripherals - serial, parallel, asynchronous, and synchronous. System memory is easy to expand because multiple addressing modes of the MPU make memory access fast and efficient; all I/O devices are designed for operational flexibility and efficiency in MPU cycle
utilization. Memory, I/O, and other devices in the S6800 family are all compatible in load levels and the entire system can run on one common clock. Consequently, you often can eliminate all circuit design, save for the simple clock and power-up/restart circuits.

In general, the system can be expanded in a modular manner by simply connecting the required devices onto the bus. These can be any combination of memory and input/output circuits. In this modular manner a system of nearly any complexity and configuration can be assembled. Because you are designing with a small number of integrated circuits, your circuit layout task is simple and the entire microcomputer can be located on a single circuit card. (Systems with more than ten devices on the bus require the
addition of address and data bus buffers to operate at full speed).

In some special purpose applications you may need to attach your own interface devices to the bus. As a result, more circuit design will be required, but you will find the S6800 MPU easy to work with. It has features that allow it to be used in many different modes of operation and in various systems. For example, by using the Halt, Three State Control, and Data Bus Enable lines you can easily design a direct memory access system, in which either the MPU or a peripheral device can read or write into the RAM and utilize the bus on a priority basis. You can also design a multiprocessor system, in which several MPUs are attached to the same bus and share processing assignments, as well as memory space.


FIGURE 1 BASIC S6800 MICROCOMPUTER SYSTEM

## S6800 INPUT/OUTPUT

One other important advantage that S6800 has to offer in comparison with any other microcomputer system is input/output versatility. In any computer system, large or small, the CPU internal functions are determined by its architecture and the user usually has little opportunity or need to alter them. On the other hand, the I/O configuration is almost always determined by the user and subject to change as peripherals are added or other system alterations are introduced. The I/O configuration is important to the user because it affects the efficiency of the CPU itself, determines the ease and speed with which peripherals can interact with the system and determines the thruput rate of the system.

Therefore, the efficiency and versatility with which a CPU can handle its I/O - both in hardware and software - is an important criteria and of particular concern to the user. It is in this area that the S6800 MPU excels.

- In an S6800 system, the MPU relegates most of the I/O control to such I/O interfaces as the PIA or ACIA. Each of these circuits is programmable and can interface with peripheral devices without directly involving the MPU. For example, the MPU can preprogram a PIA to either input data into the MPU or to receive it. Thereafter, the PIA circuits assume all functions of interfacing with the peripherals and the MPU never has to look at the interface until service is required. It must service interrupts from the PIA, but never needs to wait for input data to become available or for output data to be accepted. This relieves the MPU of its I/O functions, makes it more efficient in its primary task of data processing, and significantly increases system thruput.
- The I/O interfaces and memory are both located in the same address space within the S6800 system. The MPU can access any I/O device the same as a memory location - with address lines, instead of separate I/O control lines. Therefore, it can manip-
ulate data in the I/O interface registers with the same programmed instructions as it uses for memory locations. This adds programming flexibility and increases system efficiency.
- The S6800 Instruction Set complements the above I/O addressing capability with specific instructions that can be used to access memory as well as I/O circuit registers and perform directly various manipulations on the data.


## S6800 INSTRUCTION SET

The S6800 MPU has a set of 72 basic instructions. These include binary and decimal arithmetic functions, as well as logical, shift, rotate, load, store, branch, interrupt, and stack manipulation functions. Most of the instructions have several variations and most can be used with several memory addressing modes. Thus, the total complex of instructions available to the programmer actually is 197 .

An instruction can be from one to three bytes long, depending on the addressing mode used with the instruction. In single byte instructions no memory address is required because the operation is performed on one of the internal MPU registers. In multiple byte instructions the second and third byte can be the operand, or a memory address for the operand.

A noteworthy feature of the S6800 MPU is that some of the instructions can operate directly on any memory location. In most computer systems it is common that the processor fetches an operand from memory, stores it in the accumulator, then executes the operation in the ALU, and finally writes the result back into the memory. The S 6800 is able to accomplish the same with only a single instruction, because it operates with any external location in the same manner as with an internal register. For example, it can directly increment or decrement the contents of a memory location. Because the MPU addresses I/O devices just like a memory location, it can do the same with registers inside the PIA or ACIA.


## FEATURES

- Eight-Bit Parallel Processing
- Bi-Directional Data Bus
- Sixteen-Bit Address Bus - 65536 Bytes of Addressing
- $\quad 72$ Instructions - Variable Length
- Seven Addressing Modes - Direct, Relative, Immediate, Indexed, Extended, Implied and Accumulator
- Variable Length Stack
- Vectored Restart
- 2 Microsecond Instruction Execution
- Maskable Interrupt Vector
- Separate Non-Maskable Interrupt - Internal Registers Saved in Stack
- Six Internal Registers - Two Accumulators, Index Register, Program Counter, Stack Pointer and Condition Code Register
- Direct Memory Access (DMA) and Multiple Processor Capability
- Clock Rates as High as 1 MHz
- Simple Bus Interface Without TTL
- Halt and Single Instruction Execution Capability


## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage $V_{C C}$ | -0.3 to +7.0 V |
| :--- | ---: |
| Input Voltage $V_{\text {in }}$ | -0.3 to +7.0 V |
| Operating Temperature Range $T_{A}$ | 0 to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range $\mathrm{T}_{\text {stg }}$ | -55 to $+150^{\circ} \mathrm{C}$ |

DC (STATIC) CHARACTERISTICS
( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted)

| Characteristic | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage (Normal Operating Levels) <br> Logic <br> $\phi 1, \phi 2$ | $\begin{gathered} \mathrm{V}_{\mathrm{IH}} \\ \mathrm{v}_{\mathrm{IHC}} \end{gathered}$ | $\begin{gathered} +2.4 \\ \mathrm{v}_{\mathrm{CC}}-0.3 \end{gathered}$ | - | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \\ \mathrm{~V}_{\mathrm{CC}}+0.1 \end{gathered}$ | Vdc |
| Input Low Voltage (Normal Operating Levels) <br> Logic <br> $\phi 1, \phi 2$ | $\begin{gathered} \mathrm{V}_{\mathrm{IL}} \\ \mathrm{~V}_{\mathrm{ILC}} \end{gathered}$ | $\begin{aligned} & -0.3 \\ & -0.1 \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{gathered} +0.4 \\ +0.3 \end{gathered}$ | Vdc |
| $\begin{array}{r} \text { Clock Overshoot/Undershoot - Input High Level } \\ \text { - Input Low Level } \end{array}$ | V ${ }_{\text {OS }}$ | $\mathrm{V}_{\mathrm{CC}}-0.5$ | - | $\mathrm{CCC}^{+0.5}$ +0.5 | Vdc |
| Input High Threshold Voltage | $\mathrm{V}_{\text {IHT }}$ | $+2.0$ | - | - | Vdc |
| Input Low Threshold Voltage | VILT | - | - | + 0.8 | Vdc |
| Input Leakage Current $\left(\mathrm{V}_{\text {in }}=0 \text { to } 5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}\right) \begin{aligned} & \text { Logic* } \\ & \phi 1, \phi 2 \end{aligned}$ | $\mathrm{I}_{\text {in }}$ | - | - | $\begin{array}{r} 2.5 \\ 100 \end{array}$ | $\mu \mathrm{Adc}$ |
| $\begin{aligned} & \text { Three-State (Off State) Input Current } \\ & \left(\mathrm{V}_{\text {in }}=0.4 \text { to } 2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\max \right) \\ & \end{aligned} \begin{aligned} & \text { Data } \\ & \mathrm{A} 0-\mathrm{A} 15, \mathrm{R} / \mathrm{W} \end{aligned}$ | ITSI | - | - | $\begin{array}{r} 10 \\ 100 \end{array}$ | $\mu \mathrm{Adc}$ |
| Output High Voltage <br> ( $\mathrm{l}_{\text {Load }}=-100 \mu \mathrm{Adc}, \mathrm{V}_{\mathrm{CC}}=\mathrm{min}$ ) | VOH | + 2.4 | - | - | Vdc |
| $\begin{aligned} & \text { Output Low Voltage } \\ & \qquad \text { (I Load }=1.6 \mathrm{mAdc}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{min} \text { ) } \end{aligned}$ | VOL | - | - | + 0.4 | Vdc |
| Power Dissipation | PD | - | 0.600 | 1.2 | W |
| $\begin{array}{ll} \text { Capacitance** } \\ \qquad\left(\mathrm{V}_{\text {in }}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right) & \text { Logic } \\ & \text { Data, } \mathrm{TSC} \\ & \phi 1, \phi 2 \\ & \text { A } 0-\mathrm{A} 15, \mathrm{R} / \mathrm{W} \end{array}$ | $\mathrm{C}_{\text {in }}$ <br> Cout | - - 80 | $\overline{-}$ | $\begin{array}{r} 10 \\ 15 \\ 160 \\ 12 \end{array}$ | $\overline{\mathrm{pF}}$ <br> pF |

[^5]
## AC (DYNAMIC) CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{CC}}=5.0\right.$ volt $\pm 5 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted. $)$

| Characteristic | Symbol | Min. | Typ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency of Operation | f | 0.1 | - | 1.0 | MHz |
| Clock Timing for $1-\mathrm{MHz}$ Operation (Figure 1) $\begin{gathered} \left(\mathrm{C}_{\text {clock }}=200 \mathrm{pF}\right) \\ \text { Cycle Time } \\ \hline \end{gathered}$ | $\mathrm{t}_{\text {cyc }}$ | 1.0 | - | 10 | $\mu \mathrm{s}$ |
| Clock Pulse Width <br> (Measured at $\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}$ ) $\quad \phi 1$ <br> ф2 | $\mathrm{PW}_{\phi} \mathrm{H}$ | $\begin{aligned} & 430 \\ & 450 \end{aligned}$ | - | $\begin{aligned} & 4500 \\ & 4500 \end{aligned}$ | ns |
| Total $\phi 1$ and $\phi 2$ UP Time | $\mathrm{t}_{\mathrm{ut}}$ | 940 | - | - | ns |
|  | $\mathrm{tr}_{\mathrm{r}}, \mathrm{tf}_{f}$ | 5.0 | - | 50 | ns |
| Delay Time or Clock Overlap (Measured at 0.5 V ) | ${ }^{\text {d }}$ | 0 | - | 9100 | ns |
| Overshoot/Undershoot Duration | $\mathrm{t}_{\mathrm{os}}$ | 0 | - | 40 | ns |

## READ/WRITE TIMING

Figures 2 and $3, \mathrm{f}=1.0 \mathrm{MHz}$, Loading $=130 \mathrm{pF}$ and one TTL Load except VMA and BA Loading $=30 \mathrm{pF}$ and one

| Characteristic | Symbol | Min. | Typ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Read/Write Setup Time from MPU | TASR | - | 100 | 300 | ns |
| Address Setup Time from MPU | TASC | - | 200 | 300 | ns |
| Memory Read Access Time $\mathrm{t}_{\mathrm{cyc}}-\left(\mathrm{T}_{\mathrm{ASC}}+\mathrm{T}_{\mathrm{DSU}}+\mathrm{t}_{\mathrm{r}}\right)$ | $\mathrm{T}_{\mathrm{ACC}}$ | - | - | 575 | ns |
| Data Setup Time | TDSU | 100 | - | - | ns |
| Address Setup Time from MPU for VMA | TVSC | - | 150 | 300 | ns |
| Data Hold Time | TH | 10 | 30 | - | ns |
| Enable High Time for DBE Input | TEH | 470 | - | - | ns |
| Data Setup Time from MPU | TASD | - | 150 | 200 | ns |



FIGURE 2 - READ DATA FROM MEMORY OR PERIPHERALS


FIGURE 3 - WRITE DATA IN MEMORY OR PERIPHERALS


## INTERFACE DESCRIPTION

| Pin | Label |
| :--- | ---: |
| $\phi_{1}$ | $(3)$ |
| $\emptyset_{2}$ | $(37)$ |
| $\overline{\text { RESET }}$ | $(40)$ |

## Function

Clocks Phase One and Phase Two - Two pins are used for a two-phase non-overlapping clock that runs at the VCC voltage level.
$\overline{\text { Reset }}$ - This, input is used to reset and start the MPU from a power down condition, resulting from a power failure or an initial start-up of the processor. If a positive edge is detected on the input, this will signal the MPU to begin the restart sequence. This will start execution of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced high. For the restart, the last two (FFFE, FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by $\overline{\mathrm{RQQ}}$.
$\overline{\text { Reset }}$ must be held low for at least eight clock periods after $\mathrm{V}_{\mathrm{CC}}$ reaches 4.75 volts (Figure 4). If Reset goes high prior to the leading edge of $\phi 2$, on the next $\phi 1$ the first restart memory vector address (FFFE) will appear on the address lines. This location should contain the higher order eight bits to be stored into the program counter. Following, the next address FFFF should contain the lower order eight bits to be stored into the program counter.

FIGURE 4 INITIALIZATION OF MPU AFTER RESTART


## INTERFACE DESCRIPTION (CONT'D)

| Pin | Label | Function |
| :---: | :---: | :---: |
| VMA | (5) | Valid Memory Address - This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 30 pF may be directly driven by this active high signal. |
| A0 <br> $\bullet$ <br> A15 | (9) <br> (25) | Address Bus - Sixteen pins are used for the address bus. The outputs are three-state bus drivers capable of driving one standard TTL load and 130 pF . When the output is turned off, it is essentially an open circuit. This permits the MPU to be used in DMA applications. |
| TSC | (39) | Three-State Control - This input causes all of the address lines and the Read/Write line to go into the off or high impedance state. This state will occur 500 ns after TSC $=2.4 \mathrm{~V}$. The Valid Memory Address and Bus Available signals will be forced low. The data bus is not affected by TSC and has its own enable (Data Bus Enable). In DMA applications, the ThreeState Control line should be brought high on the leading edge of the Phase One Clock. The $\phi 1$ clock must be held in the high state and the $\phi 2$ in the low state for this function to operate properly. The address bus will then be available for other devices to directly address memory. Since the MPU is a dynamic device, it can be held in this state for only $5.0 \mu \mathrm{~s}$ or destruction of data will occur in the MPU. |
| $\begin{aligned} & \text { D0 } \\ & \stackrel{\bullet}{\bullet} \\ & \text { D7 } \end{aligned}$ | (33) <br> (26) | Data Bus - Eight pins are used for the data bus. It is bi-directional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load at 130 pF . |
| DBE | (36) | Data Bus Enable - This input is the three-state control signal for the MPU data bus and will enable the bus drivers when in the high state. This input is TTL compatible; however in normal operation, it can be driven by the phase two clock. During an MPU read cycle, the data bus drivers will be disabled internally. When it is desired that another device control the data bus such as in Direct Memory Access (DMA) applications, DBE should be held low. |
| R/W | (34) | Read/Write - This TTL compatible output signals the peripherals and memory devices whether the MPU is. in a Read (high) or Write (low) state. The normal standby state of this signal is Read (high). Three-State Control going high will turn Read/Write to the off (highimpedance) state. Also, when the processor is halted, it will be in the off state. This output is capable of driving one standard TTL load and 130 pF . |

## INTERFACE DESCRIPTION (CONT'D)

| Pin | Label | Function |
| :---: | :---: | :---: |
| $\overline{\text { HALT }}$ | (2) | $\overline{H a l t}$ - When this input is in the low state, all activity in the machine will be halted. This input is level sensitive. In the halt mode, the machine will stop at the end of an instruction, Bus Available will be at a one level, Valid Memory Address will be at a zero, and all other three-state lines will be in the three-state mode. <br> Transition of the Halt line must not occur during the last 250 ns of phase one. To insure single instruction operation, the Halt line must go high for one Phase One Clock cycle. |
| BA | (7) | Bus Available - The Bus Available signal will normally be in the low state; when activated, it will go to the high state indicating that the microprocessor has stopped and that.the address bus is available. This will occur if the $\overline{\mathrm{Halt}}$ line is in the low state or the processor is in the WAIT state as a result of the execution of a WAIT instruction. At such time, all three-state output drivers will go to their off state and other outputs to their normally inactive level. The processor is removed from the WAIT state by the occurrence of a maskable (mask bit $I=0$ ) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30 pF . |
| $\overline{\text { IRQ }}$ | (4) | Interrupt Request - This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFF8 and FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory. <br> The $\overline{H a l t}$ line must be in the high state for interrupts to be recognized. <br> The IRQ has a high impedance pullup device internal to the chip; however a $3 \mathrm{k} \Omega$ external resistor to $\mathrm{V}_{\mathrm{CC}}$ should be used for wire-OR and optimum control of interrupts. |
| $\overline{\text { NMI }}$ | (6) | $\overline{\text { Non-Maskable Interrupt }}$ - A low-going edge on this input requests that a non-mask interrupt sequence be generated within the processor. As with the Interrupt Request signal, the processor will complete the current instruction that is being executed before it recognizes the $\overline{\text { NMI }}$ signal. The interrupt mask bit in the Condition Code Register has no effect on $\overline{\text { NMI }}$. <br> The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away in the stack. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFFC and FFFD. An address loaded at these locations causes the MPU to branch to a non-maskable interrupt routine in memory. <br> $\overline{\text { NMI }}$ has a high impedance pullup resistor internal to the chip; however a $3 \mathrm{k} \Omega$ external resistor to $V_{C C}$ should be used for wire-OR and optimum control of interrupts. <br> Inputs $\overline{\mathrm{IRQ}}$ and $\overline{\mathrm{NMI}}$ are hardware interrupt lines that are acknowledged during $\phi 2$ and will start the interrupt routine on the $\phi 1$ following the completion of an instruction. <br> INTERRUPTS - As outlined in the interface description the S 6800 requires a 16 -bit vector address to indicate the location of routines for Restart, Non-maskable Interrupt, and Maskable Interrupt. Additionally an address is required for the Software Interrupt Instruction (SWI). The processor assumes the uppermost eight memory locations, FFF8 - FFFF, are assigned as interrupt vector addresses as defined in Figure 5. <br> After completing the current instruction execution the processor checks for an allowable interrupt request via the $\overline{\mathrm{IRQ}}$ or $\overline{\mathrm{NMI}}$ inputs as shown by the simplified flow chart in Figure 6. Recognition of either external interrupt request or a Wait for Interrupt (WAI) or Software Interrupt (SWI) instruction causes the contents of the Index Register, Program Counter, Accumulators and Condition Code Register to be transferred to the stack as shown in Figure 7. |

FIGURE 5 MEMORY MAP FOR INTERRUPT VECTORS

| Vector |  | Description |
| :--- | :--- | :--- |
| MS | LS |  |
| FFFE | FFFF | Restart |
| FFFC | FFFD | Non-maskable Interrupt |
| FFFA | FFFB | Software Interrupt |
| FFF8 | FFF9 | Interrupt Request |

FIGURE 7 - SAVING THE STATUS OF THE MICROPROCESSOR IN THE STACK


FIGURE 6 - MPU FLOW CHART


FIGURE 8 - PROGRAMMING MODEL OF THE MICROPROCESSOR


## MPU REGISTERS

The MPU has three 16 -bit registers and three 8 -bit registers available for use by the programmer.

Program Counter - The program counter is a two byte (16bits) register that points to the current program address.

Stack Pointer - The stack pointer is a two byte register that contains the address of the next available location in an external push-down/pop-up stack. This stack is normally a random access Read/Write memory that may have any location (address) that is convenient. In those applications that require storage of information in the stack when power is lost, the stack must be non-volatile.

Index Register - The index register is a two byte register that is used to store data or a sixteen bit memory address for the Indexed mode of memory addressing.

Accumulators - The MPU contains two 8-bit accumulators that are used to hold operands and results from the arithmetic logic unit (ALU).

Condition Code Register - The condition code register indicates the results of an Arithmetic Logic Unit operation: Negative (N), Zero (Z), Overflow (V), Carry from bit 7 (C), and half carry from bit $3(\mathrm{H})$. These bits of the Condition Code Register are used as testable conditions for the conditional branch instructions. Bit 4 is the interrupt mask bit (I). The unused bits of the Condition Code Register (b6 and b7) are ones.

## MPU ADDRESSING MODES

The S6800 eight-bit microprocessing unit has seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Figure 9 along with the associated instruction execution time that is given in machine cycles. With a clock frequency of 1 MHz , these times would be microseconds.

## ACCUMULATOR ADDRESSING (ACCX)

 OP CODEA single byte instruction addressing operands only in accumulator A or accumulator B.

## IMPLIED ADDRESSING

```
OPCODE
```

Single byte instruction where the operand address is implied by the instruction definition (i.e., Stack Pointer, Index Register or Condition Register).

## IMMEDIATE ADDRESSING

| OP CODE | IMMEDIATE <br> OPERAND |
| :--- | :--- |
| HIGHER IMMEDIATE <br> OPERANDIMMEDIATE <br> OPREAND <br> LOWER |  |

Two or three byte instructions with an eight or sixteen bit operand respectively. For accumulator operations the eight bit operand is contained in the second byte of a two byte instruction. For Index Register operations (e.g. LDX) sixteen bit operand is contained in the second and third byte of a three byte instruction.

## DIRECT ADDRESSING

| OP CODE | ADDRESS <br> 0.255 |
| :--- | :--- |

Two byte instructions with the address of the operand contained in the second byte of the instruction. This format allows direct addressing of operands within the first 256 memory locations.

## EXTENDED ADDRESSING

| OPCODE | ADDRESS <br> HIGHER | ADDRESS <br> LOWER |
| :--- | :--- | :--- |

Three byte instructions with the higher eight bits of the operand address contained in the second byte and the lower eight bits of address contained in the third byte of the instruction. This format allows direct addressing of all 65,536 memory locations.

## INDEXED ADDRESSING

| OP CODE | INDEX <br> ADDRESS |
| :--- | :--- |

Two byte instructions where the 8 bit unsigned address contained in the second byte of the instruction is added to the sixteen bit Index Register resulting in a sixteen bit effective address. The effective address is stored in a temporary register and the contents of the Index Register are unchanged.

## RELATIVE ADDRESSING



Two byte instructions where the relative address contained in the second byte of the instruction is added to the sixteen bit program counter plus two. The relative address is interpreted as a two's complement number allowing relative addressing within a range of -125 to +129 bytes of the present instruction.

FIGURE 9 - S6800 INSTRUCTION SET

$\mathrm{OP}=$ Operation Code
MC = Number of MPU Cycles
$\mathrm{PB}=$ Number of Program Bytes

FIGURE 9 S6800 INSTRUCTION SET (CONT'D)

| Instruction | Mnemonic | Addressing Mode |  |  |  |  |  | Boolean/Arith <br> Operation | Condition Reg <br> $5\|4\| 3\|2\| 1 \mid 0$ <br> $\mathrm{H}\|1\| \mathrm{N}\|\mathrm{z}\| \mathrm{V} \mid \mathrm{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Implied | Immediate | Direct | Extended | Indexed | Relative |  |  |
|  |  | OP MC PB | OP MC PB | OP MC PB | OP MC PB | OP MC PB | OP MC PB |  |  |
| Logical and | ANDA |  | 8422 | $\begin{array}{llll}94 & 3 & 2\end{array}$ | B4 4 4 | A4 512 |  | $\mathrm{A} \bullet \mathrm{M} \rightarrow \mathrm{A}$ | - $0 \cdot\|t\| t\|R\|$ - |
|  | ANDB |  | C4 22 | D4 312 | F4 43 | E4 5 |  | $B \bullet M \rightarrow B$ |  |
| Inclusive or | ORAA |  | 8 A 22 | 9A 32 | BA 43 | AA 512 |  | $\mathrm{A}+\mathrm{M} \rightarrow \mathrm{A}$ |  |
|  | ORAB |  | CA 22 | DA 32 | FA 43 | EA 51 |  | $B+M \rightarrow B$ | - ${ }^{\text {d }} \ddagger \mathrm{R}$ - |
| Exclusive or | EORA |  | $\begin{array}{lll}88 & 2 & 2\end{array}$ | $\begin{array}{lll}98 & 3 & 2\end{array}$ | B8 43 | A8 512 |  | $A \oplus M \rightarrow A$ | - ${ }^{-}+1 \begin{aligned} & \text { f } \\ & \text { R }\end{aligned}$ |
|  | EORB |  | C8 22 | D8 32 | F8 43 | E8 52 |  | $\mathrm{B} \oplus \mathrm{M} \rightarrow \mathrm{B}$ |  |
| Shift left arithmetic | ASLA | $\begin{array}{llll}48 & 2 & 1 \\ 58 & 2 & 1\end{array}$ |  |  |  |  |  |  |  |
|  | ASLB | $58 \quad 2 \quad 1$. |  |  | $78 \quad 6$ | 687 |  | $\underset{M}{\text { B }}\}$ | - - $-1 \begin{array}{lllll}1 & 1 & 6 & 1 \\ 0\end{array}$ |
| Shift right arithmetic |  |  |  |  |  |  |  |  |  |
|  | ASṘA | $\begin{array}{lll}47 & 2 & 1 \\ 57 & 2 & 1\end{array}$ |  |  |  |  |  |  |  |
|  | ASRB ASR | $57 \quad 21$ |  |  | $77 \quad 6 \quad 3$ | $67 \quad 7 \quad 2$ |  |  |  |
| Shift right logical | LSRA | $\begin{array}{llll}44 & 2 & 1\end{array}$ |  |  |  |  |  | A) $\rightarrow$ | - - R ${ }^{\text {f }} 6$ |
|  | LSRB | $\begin{array}{lll}54 & 2 & 1\end{array}$ |  |  |  |  |  |  |  |
|  | LSR | $\begin{array}{llll}49 & 2 & 1\end{array}$ |  |  | $74 \quad 6 \quad 3$ | $64 \quad 7 \quad 2$ |  | A) |  |
| Rotate left | ROLA | $\begin{array}{lll}49 & 2 & 1 \\ 59 & 2 & 1\end{array}$ |  |  |  |  |  | B ${ }^{\text {A }}$, |  |
|  | ROL |  |  |  | $79 \quad 6 \quad 3$ | $\begin{array}{lll}69 & 7 & 2\end{array}$ |  | M) C b7 b0 | - - ${ }^{1}+1{ }^{1} 6$ |
| Rotate right | RORA | $\begin{array}{lll}46 & 2 & 1\end{array}$ |  |  |  |  |  | A B |  |
|  | RORB ROR | $\begin{array}{llll}56 & 2 & 1\end{array}$ |  |  | $76 \quad 63$ | 6672 |  |  |  |
| Compare accumulators Compare | CBA | 1121 |  |  |  |  |  | A-B | - - - $\|t\| t\|t\| t$ |
|  | CMPA |  |  |  |  |  |  | A - M | - - ${ }^{\dagger}$ |
|  | CMPB |  | C1 22 | D1 32 | F1 43 | E1 512 |  | B-M | - - $\downarrow$ t $\downarrow$ t $\downarrow$ |
| Compare index register Test (zero or minus) | CPX |  | $8 \mathrm{C} 3 \quad 3$ | $9 \mathrm{C} \quad 4 \quad 2$ | BC 53 | AC 62 |  | $\mathrm{X}_{\mathrm{H}}-\mathrm{M}, \mathrm{X}_{\mathrm{L}}-(\mathrm{M}+1)$ |  |
|  | TSTA |  |  |  |  |  |  | A-00 |  |
|  | TSTB | 5D 21 |  |  |  |  |  | B - 00 | - - it f R R |
|  | TST |  |  |  | 7D 613 | 6D 72 |  | M -00 | - - 1 t $\uparrow$ R R |
| Bit test | BITA |  | $\begin{array}{lll}85 & 2 & 2\end{array}$ | $\begin{array}{llll}95 & 3 & 2\end{array}$ | B5 403 | A5 5 |  | $\mathrm{A} \bullet \mathrm{M}$ | - - $\ddagger$ f R - |
|  | BITB |  | C5 22 | D5 32 | F5 4 3 | E5 52 |  | $\mathrm{B} \bullet \mathrm{M}$ | $\bullet \bullet\|\hat{A}\| \mathrm{R} \mid$ - |
|  |  |  |  |  |  |  |  | TEST | $\cdot 1 \cdot 1 \cdot 1 \cdot 1 \cdot 1 \cdot$ |
| Branch Branch if carry clear | BRA |  |  |  |  |  | 2042 |  | $\bullet \cdot \bullet \cdot 0 \cdot 0$ |
|  | BCC |  |  |  |  |  | $24 \quad 42$ | $\mathrm{C}=0$ | -.-. - . - |
| Branch if carry set |  |  |  |  |  |  | 2542 | $\mathrm{C}=1$ | - - . - . . |
| set <br> Branch if overflow | BCS |  |  |  |  |  | 2542 | $c=1$ | - $-{ }^{-}$ |
| clear | BVC |  |  |  |  |  | $28 \quad 4 \quad 2$ | $\mathrm{V}=0$ | - - - - - - |
| Branch if overflow set | BVS |  |  |  |  |  | 2942 | $\mathrm{V}=1$ | -. - . - . - |
| Branch if equal to |  |  |  |  |  |  |  | $v=1$ | - 0. |
| zero | BEQ |  |  |  |  |  | $\begin{array}{llll}27 & 4 & 2\end{array}$ | $\mathbf{Z}=1$ | $\bullet \bullet \bullet \bullet \bullet \bullet$ |
| Branch if greater or equal to zero | BGE |  |  |  |  |  | 2C $4 \quad 2$ | $\mathrm{N} \oplus \mathrm{V}=0$ | $\bullet \cdot 1 \cdot 1 \cdot 1$. |
| Branch if greater than zero | BGT |  |  |  |  |  | 2E 42 | $\mathrm{Z}+(\mathrm{N} \oplus \mathrm{V})=0$ | - $\cdot 1 \cdot 1 \cdot 1 \cdot 1 \cdot$ |
| Branch if less than zero | BLT |  |  |  |  |  | 2D 42 | $\mathrm{N} \oplus \mathrm{V}=1$ | - - - . $\cdot$ - |
| Branch if less than or equal to zero | BLE |  |  |  |  |  | $2 F$ 4  | $\mathrm{Z}+(\mathrm{N} \oplus \mathrm{V})=1$ | - - . - . |
| Branch if not equal to zero | BNE | . |  |  |  |  | 2642 | $\mathrm{Z}=0$ | - - - - - . |
| Branch if minus | BMI |  |  |  |  |  | 2B 42 | $\mathrm{N}=1$ | - - - - - - |
| Branch if plus | BPL |  |  |  |  |  | 2 A 42 | $\mathrm{N}=0$ | $\bullet \bullet \bullet \bullet \cdot$ |
| Branch if higher | BHI |  |  |  |  |  | $\begin{array}{lll}22 & 4 & 2\end{array}$ | $\mathrm{C}+\mathrm{Z}=0$ | - - - - - - |
| Branch if lower or same | BLS |  |  |  |  |  | $23 \quad 4 \quad 2$ | $\mathrm{C}+\mathrm{Z}=1$ | $\bullet \cdot\|\cdot\| \cdot 1 .{ }_{\circ}$ |

FIGURE 9 S6800 INSTRUCTION SET (CONT'D)


## CONDITION CODE SYMBOLS:

| H | Half-carry from bit $3 ;$ |
| :--- | :--- |
| I | Interrupt mask |
| N | Negative (sign bit) |
| Z | Zero (byte) |
| V | Overflow, 2's complement |
| C | Carry from bit $7^{-}$ |
| R | Reset Always |
| S | Set Always |
| $\ddagger$ | Test and set if true, cleared otherwise |
|  | Not Affected |

## LEGEND:

| OP | Operation Code (Hexadecimal): |
| :--- | :--- |
| MC | Number of MPU Cycles; |
| PB | Number of Program Bytes; |
| + | Arithmetic Plus; |
| - | Arithmetic Minus; |
| $\bullet$ | Boolean AND; |
| MSP | Contents of memory location pointed to by Stack Pointer; |
| + | Boolean Inclusive OR; |
| $\oplus$ | Boolean Exclusive OR; |
| $\mathbf{M}$ | Complement of M; |
| $\overrightarrow{0}$ | Transfer Into; |
| 0 | Bit = Zero; |
| 00 | Byte = Zero; |

Note - Accumulator addressing mode instructions are included in the IMPLIED addressing.

## CONDITION CODE REGISTER NOTES:

(Bit set if test is true and cleared otherwise)

| 1 | (Bit V) | Test: Result $=10000000$ ? |
| :--- | :--- | :--- |
| 2 | (Bit C) | Test: Result $=00000000$ ? |
| 3 | (Bit C) | Test: Decimal value of most significant BCD Character greater than nine? (Not cleared if previously set.) |
| 4 | (Bit V) | Test: Operand $=10000000$ prior to execution? |
| 5 | (Bit V) | Test: Operand $=01111111$ prior to execution? |
| 6 | (Bit V) | Test: Set equal to result of $\mathrm{N} \oplus$ C after shift has occurred. |
| 7 | (Bit N) | Test: Sign bit of most significant (MS) byte $=1$ ? |
| 8 | (Bit V) | Test: 2's complement overflow from subtraction of MS bytes? |
| 9 | (Bit N) | Test: Result less than zero? (Bit $15=1$ ) |
| 10 | (All) | Load Condition Code Register from Stack. (See Special Operations) |
| 11 | (Bit I) | Set when interrupt occurs, if previously set, a Non-Maskable Interrupt is required to exit the wait state. |
| 12 | (ALL) | Set according to the contents of Accumulator A |

## SPECIAL OPERATIONS


JSR, JUMP TO SUBROUTINE



BSR, BRANCH TO SUBROUTINE:


RTS, RETURN FROM SUBROUTINE:


| $\frac{\mathrm{SP}}{\mathrm{SP}}$ | STACK |
| :---: | :---: |
|  |  |
| SP + 1 | ${ }^{n} \mathrm{H}$ |
| $\longrightarrow S P+2$ | ${ }^{n} \mathrm{~L}$ |


| PC | MAIN PROGRAM |
| :--- | :---: |
| $n$ | NEXT MAIN INSTR. |
|  |  |

SWI, SOFTWARE INTERRUPT


WAI, WAIT FOR INTERRUPT
PC INTERRUPT PROGRAM


RTI, RETURN FROM INTERRUPT


| SPSP | STACK |
| :---: | :---: |
|  |  |
| SP + 1 | cc |
| SP + 2 | ACCB |
| $S P+3$ | ACCA |
| $S P+4$ | $\mathrm{X}_{\mathrm{H}}$ |
| SP + 5 | $\mathrm{X}_{\mathrm{L}}$ |
| $S P+6$ | ${ }^{n_{H}}$ |
| SP + 7 | $n_{L}$ |



## SYSTEMS OPERATION

To demonstrate the great versatility of the functional building block concept, a typical system configuration is shown. This configuration will demonstrate how easily a basic system máy be upgraded and expanded for a number of different applications.

The Microprocessing Unit (MPU) may be configured with a Read Only Memory (ROM), Random Access Memory (RAM), a Peripheral Interface Adapter (PIA), restart circuitry and clock circuitry to form a minimum functional system (Figure 10). Such a system can easily be adapted for a number of small scale applications by simply changing the content of the ROM.

TWO-PHASE CLOCK CIRCUITRY AND TIMING-The MPU requires a two-phase non-overlapping clock which has a frequency range as high as 1 MHz . In addition to the two phases, this circuit should also generate an enable signal E , and its complement $\bar{E}$, to enable ROMs, RAMs, PIAs and ACIAs. This Enable signal and its complement is obtained by ANDing $\phi 2$ and VMA (Valid Memory Address).

CHIP SELECTION AND ADDRESSING-The minimum system configuration permits direct selection of the ROM, RAM, ACIA and PIA without the use of special TTL select logic. This is accomplished by simply wiring the address lines A13 and A14 to the Enable or chip select lines on the memories and PIA. This permits the devices to be addressed as follows:

| Device | A14 | A13 | Hex Addresses |
| :--- | :---: | :---: | :---: |
| RAM | 0 | 0 | $0000-007 \mathrm{~F}$ |
| PIA | 0 | 1 | 2004-2007 (Registers) |
| ROM | 1 | 1 | $6000-63 \mathrm{FF}$ |

Other addressing schemes can be utilized which use any combination of two of the lines A10 through A14 for chip selection.

PERIPHERAL CONTROL-All control and timing for the peripherals that are connected to the PIA is accomplished by software routines under the control of the MPU.

RESTART AND NON-MASKABLE INTERRUPT-Since this basic system does not have a nonvolatile RAM, special circuitry to handle loss of power using NMI is not required. Circuitry is, however, required to insure proper initialization of the MPU when power is turned on. This circuit should insure that the Restart signal is held low for eight $\phi 1$ clock cycles after the VCC power supply reaches a voltage of approximately 4.75 volts DC. Also, in order to insure that a PIA or ACIA is not inadvertently selected during the power-on sequence, Three-State Control (TSC) should be held high until the positive transition of Restart.
$\overline{\text { HALT}}-$ The $\overline{H a l t}$ line is tied to $\mathrm{V}_{\mathrm{CC}}$ and will automatically place the MPU in the run state when power is turned on. This signal may be used to halt the MPU if a switch is used to tie the line to ground for HALT and to $\mathrm{V}_{\mathrm{CC}}$ for RUN.


FEATURES

- Organized as 128 Bytes of 8 Bits
- Single 5-Volt Power Supply
- TTL Compatible
- Maximum Access Time $=1.0 \mu$ s for S6810 575 ns for S6810-1


## FUNCTIONAL DESCRIPTION

The S6810 is a static $128 \times 8$ Read/Write Memory designed and organized to be compatible with the S6800 Microprocessor. Interfacing to the S 6810 consists of an $8 \mathrm{Bit} \mathrm{Bi}-$ directional Data Bus, Seven Address Lines, a single Read/Write

Control line, and six Chip Enable lines, four negative and two positive.

For ease of use, the S 6810 is a totally static memory requiring no clocks or cell refresh. The S 6810 is fabricated with N channel silicon gate technology to be fully DTL/TTL compatible with only a single +5 volt power supply required.

ABSOLUTE MAXIMUM RATINGS

| Supply Voltage $V_{C C}$ | -0.3 to +7.0 V |
| :--- | ---: |
| Input Voltage $V_{\text {in }}$ | -0.3 to +7.0 V |
| Operating Temperature Range $T_{A}$ | 0 to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range $T_{\text {stg }}$ | -55 to $+150^{\circ} \mathrm{C}$ |

DC (STATIC) CHARACTERISTICS
$\left(\mathrm{V}_{\mathrm{CC}}=5.0\right.$ Volt $\pm 5 \% ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted $)$

| Characteristic | Symbol | Min. | Typ. | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage(NormalOperatingLevels) | $\mathrm{V}_{\text {IH }}$ | 2.4 | - | 5.25 | V |  |
| Input Low Voltage(NormalOperating Levels) | $\mathrm{V}_{\text {IL }}$ | -0.3 | - | 0.4 | V |  |
| $\begin{aligned} & \text { Input Current }\left(\mathrm{A}_{\mathrm{n}}, \mathrm{R} / \mathrm{W}, \mathrm{E}_{\mathrm{n}}, \overline{\mathrm{E}}_{\mathrm{n}}\right) \\ & \left(\mathrm{V}_{\text {in }}=0 \text { to } 5.25 \mathrm{~V}\right) \end{aligned}$ | $\mathrm{I}_{\text {in }}$ | - | - | 2.5 | $\mu \mathrm{A}$ |  |
| Input High Threshold Voltage | $\mathrm{V}_{\text {IHT }}$ | 2.0 | - | - | V |  |
| Input Low Threshold Voltage | $\mathrm{V}_{\text {ILT }}$ | - | - | 0.8 | V |  |
| Output High Voltage ( $\mathrm{IOH}=-100 \mu \mathrm{~A}$ ) | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 | - | - | V |  |
| Output Low Voltage ( $\mathrm{IOL}=1.6 \mathrm{~mA}$ ) | VOL | - | - | 0.4 | V |  |
| $\begin{aligned} & \text { Output Leakage Current (D0 } \mathrm{D} 0 \mathrm{D} 7) \\ & \qquad\left(\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}, \mathrm{E}=0.4 \mathrm{~V}, \mathrm{E}=2.4 \mathrm{~V}\right) \end{aligned}$ | ILIH | - | - | 10 | $\mu \mathrm{A}$ |  |
| Output Leakage Current (D0 = D7) $\left(\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}, \mathrm{E}=0.4 \mathrm{~V}, \overline{\mathrm{E}}=2.4 \mathrm{~V}\right)$ | ILOL | - | - | 10 | $\mu \mathrm{A}$ |  |
| Supply Current ( $\left.\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right)$ | ICC | - | - | 130 | mA |  |
| Input Capacitance | CIN | - | - | 7.5 | pF | $\mathrm{f}=1.0 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| Output Capacitance | COUT | - | - | 15 | pF |  |

## AC (DYNAMIC) CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{CC}}=5.0\right.$ Volt $\pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Characteristic | Symbol | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Address Setup Time | t AS | 30 | - | ns |
| Address Hold Time $\quad \prime$ |  | t AH | 0 | - |
| Chip Enable Pulse Width | S6810 | t CS | 800 | - |

FIGURE 1 - AC TEST LOAD


## READ CYCLE

(All timing with $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}$, Load of Figure 1)

| Characteristic | Symbol | Min. | Max. | Unit |  |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Read Cycle Time | S6810 | $\mathrm{t}_{\text {cyc }}(\mathrm{R})$ | 1000 | - | ns |
|  | S6810-1 |  | 575 | - | ns |
| Output Enable Delay Time | S6810 | tED | - | 400 | ns |
|  | S6810-1 |  | - | 300 | ns |
| Output Disable Delay Time | S6810 | tDD | 10 | 200 | ns |
|  | S6810-1 |  | 10 | 150 | ns |
| Read Access Time | S6810 | tacc | - | 1000 | ns |
|  | S6810-1 |  | - | 575 | ns |

## WRITE CYCLE

(All timing with $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}$, Load of Figure 1)

| Characteristic | Symbol | Min. | Max. | Unit |  |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Write Cycle Time | S6810 | $\mathrm{t}_{\text {cyc }}(\mathrm{W})$ | 1000 | - | ns |
|  | S6810-1 |  | 500 | - | ns |
| Write Pulse Width | S6810 | twP | 800 | - | ns |
|  | S6810-1 |  | 400 | - | ns |
| Write Pulse Hold Time | S6810 | tWH | 1000 | - | ns |
|  | S6810-1 |  | 500 | - | ns |
| Data Setup Time | S6810 | tDS | 500 | - | ns |
|  | S6810-1 |  | 300 | - | ns |
| Data Hold Time | S6810 | tDH | 0 | - | ns |

## TIMING CHARACTERISTICS



S6820


## FUNCTIONAL DESCRIPTION

The S6820 Peripheral Interface Adapter provides the universal means of interfacing peripheral equipment to the S6800 Microprocessing Unit (MPU). This device is capable of interfacing the MPU to peripherals through two 8 -bit bidirec-
tional peripheral data buses and four control lines. No external logic is required for interfacing to most peripheral devices.

The functional configuration of the PIA is programmed by the MPU during system initialization. Each of the peripheral data lines can be programmed to act as an input or output, and

## FUNCTIONAL DESCRIPTION (CONT'D)

each of the four control/interrupt lines may be programmed for one of several control modes. This allows a high degree of flexibility in the over-all operation of the interface.

The PIA interfaces to the S6800 MPU with an eight-bit bidirectional data bus, three chip select lines, two register select lines, two interrupt request lines, read/write line, enable line and reset line. These signals, in conjunction with the S 6800 VMA output, permit the MPU to have complete control over the PIA. VMA may be utilized to gate the input signals to the PIA.

## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 V |
| :--- | ---: |
| Input Voltage $\mathrm{V}_{\text {in }}$ | -0.3 to +7.0 V |
| Operating Temperature Range $\mathrm{T}_{\mathrm{A}}$ | 0 to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range $\mathrm{T}_{\text {stg }}$ | -55 to $+150^{\circ} \mathrm{C}$ |

NOTE: This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields, however, it is advised that normal precautions be taken toavoid appli cation of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC (STATIC) CHARACTERISTICS $\quad\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$ unless otherwise noted.)

| Characteristic | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage (Normal Operating Levels) | $\mathrm{V}_{\text {IH }}$ | +2.4 | - | $\mathrm{V}_{\mathrm{CC}}$ | Vdc |
| Input Low Voltage (Normal Operating Levels) | $V_{\text {IL }}$ | -0.3 | - | +0.4 | Vdc |
| Input High Threshold Voltage All Inputs Except Enable | VIHT | +2.0 | - | - | Vdc |
| Input Low Threshold Voltage All Inputs Except Enable | VILT | - | - | +0.8 | $\stackrel{\text { V }}{ } \mathrm{dc}$ |
| Input Leakage Current $\begin{aligned} & \left(\mathrm{V}_{\text {in }}=0 \text { to } 5.0 \mathrm{Vdc}\right) \\ & \mathrm{R} / \mathrm{W}, \overline{\text { Reset }, ~ R S 0, ~ R S 1, ~ C S 0, ~ C S 1 ~}, \overline{\mathrm{CS} 2}, \mathrm{CA} 1, \mathrm{CB} 1, \text { Enable } \end{aligned}$ | $\mathrm{I}_{\text {in }}$ | - | 1.0 | 2.5 | $\mu \mathrm{Adc}$ |
| Three-State (Off State) Input Current $\left(\mathrm{V}_{\text {in }}=0.4 \text { to } 2.4 \mathrm{Vdc}, \mathrm{~V}_{\mathrm{CC}}=\max \right) \quad \mathrm{D} 0-\mathrm{D} 7, \mathrm{~PB} 0-\mathrm{PB} 7, \mathrm{CB} 2$ | ITSI | - | 2.0 | 10 | $\mu \mathrm{Adc}$ |
| Input High Current PA0-PA7, CA2 <br> $\left(\mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{Vdc}\right)$  | IIH | 100 | 250 | - | $\mu \mathrm{Adc}$ |
| Input Low Current PA0-PA7, CA2 <br> $\left(\mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{Vdc}\right)$  | IIL | - | 1.0 | 1.6 | mAdc |
| Output High Voltage $\begin{aligned} & \left(\mathrm{V}_{\mathrm{CC}}=\min , \mathrm{I}_{\text {Load }}=-100 \mu \mathrm{Adc},\right. \\ & \text { Enable Pulse Width }<25 \mu \mathrm{~s}) \end{aligned}$ | VOH | +2.4 | - | - | Vdc |
| $\begin{aligned} & \text { Output Low Voltage } \\ & \left(\mathrm{V}_{\mathrm{CC}}=\min , \mathrm{I}_{\text {Load }}=1.6 \mathrm{mAdc}\right) \end{aligned}$ | V OL | - | - | +0.4 | Vdc |
| $\begin{aligned} & \text { Output High Current (Sourcing) } \\ & \left(\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{OH}}=1.5 \mathrm{Vdc},\right. \text { the current for driving other than TTL, e.g., } \\ & \text { Darlington Base }) \\ & \hline \end{aligned}$ | IOH | $\begin{array}{r} -100 \\ -1.0 \end{array}$ | $\begin{array}{r} -1000 \\ -2.5 \end{array}$ | - | $\mu \mathrm{Adc}$ mAdc |
| Output Low Current (Sinking) $\left(\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{Vdc}\right)$ | IOL | 1.6 | - | - | mAdc |
| Output Leakage Current (Off State) $\overline{\overline{I R Q A}}, \overline{\mathrm{IRQB}}$ | $\mathrm{I}_{\text {off }}$ | - | 1.0 | 10 | $\mu \mathrm{Adc}$ |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | - | 300 | 600 | mW |
| Input Capacitance $\begin{aligned} & \left(\mathrm{V}_{\text {in }}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right) \\ & \text { D0-D7, PA0-PA7, PB0-PB7, CA2, CB2 } \\ & \text { R/W, Reset, RS0, RS1, CS0, CS1, } \overline{\mathrm{CS} 2}, \mathrm{CA} 1, \mathrm{CB} 1 \\ & \text { Enable } \end{aligned}$ | $\mathrm{C}_{\text {in }}$ | - | - - - | 10 7.0 20 | pF |
| Output Capacitance $\left(\mathrm{V}_{\mathrm{in}}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$ | Cout | - | - | 10 | pF |

AC (DYNAMIC) CHARACTERISTICS Loading $=30 \mathrm{pF}$ and one TTL load for PA0-PA7, PB0-PB7, CA2, CB2
$=130 \mathrm{pF}$ and one TTL load for D0-D7, $\overline{\mathrm{IRQA}}, \overline{\mathrm{IRQB}}$

## READ TIMING CHARACTERISTICS (Figure 1)

| Characteristic | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Delay Time, Address valid to Enable positive transition | $\mathrm{T}_{\text {AEW }}$ | 180 | - | - | ns |
| Delay Time, Enable positive transition to Data valid on bus | TEDR | - | - | 395 | ns |
| Peripheral Data Setup Time | TPDSU | 300 | - | - | ns |
| Data Bus Hold Time | THR | 10 | - | - | ns |
| Delay Time, Enable negative transition to CA2 negative transition | $\mathrm{T}_{\mathrm{CA}} 2$ | - | - | 1.0 | $\mu \mathrm{~s}$ |
| Delay Time, Enable negative transition to CA2 positive transition | $\mathrm{T}_{\mathrm{RS} 1}$ | - | - | 1.0 | $\mu \mathrm{~s}$ |
| Rise and Fall Time for CA1 and CA2 input signals | $\mathrm{t}_{\mathrm{r}}, \mathrm{tf}_{\mathrm{f}}$ | - | - | 1.0 | $\mu \mathrm{~s}$ |
| Delay Time from CA1 active transition to CA2 positive transition | $\mathrm{T}_{\mathrm{RS} 2}$ | - | - | 2.0 | $\mu \mathrm{~s}$ |
| Rise and Fall Time for Enable input | $\mathrm{t}_{\mathrm{rE}}, \mathrm{tfE}$ | - | - | 25 | $\mu \mathrm{~s}$ |

FIGURE 1 - READ TIMING CHARACTERISTICS


WRITE TIMING CHARACTERISTICS (Figure 2)

| Characteristic | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Enable Pulse Width | TE | $0.470$ | - | 25 | $\mu \mathrm{s}$ |
| Delay Time, Address valid to Enable positive transition | TAEW | 180 | - | - | ns |
| Delay Time, Data valid to Enable negative transition | TDSU | 300 | - | - | ns |
| Delay Time, Read/Write negative transition to Enable positive transition | TWE | 130 | - | - | ns |
| Data Bus Hold Time. | THW | 10 | - | - | ns |
| Delay Time, Enable negative transition to Peripheral Data valid | TPDW | - | - | 1.0 | $\mu \mathrm{s}$ |
| Delay Time, Enable negative transition to Peripheral Data valid, CMOS <br> ( $\mathrm{V}_{\mathrm{CC}}-30 \%$ ) <br> PA0-PA7, CA2 | TCMOS | - | - | 2.0 | $\mu \mathrm{s}$ |
| Delay Time, Enable positive transition to CB2 negative transition | TCB2 | - | - | 1.0 | $\mu \mathrm{s}$ |
| Delay Time, Peripheral Data valid to CB2 negative transition | TDC. | 0 | - | 1.5 | $\mu \mathrm{s}$ |
| Delay Time, Enable positive transition to CB2 positive transition | TRS1 | - | - | 1.0 | $\mu \mathrm{s}$ |
| Rise and Fall Time for CB1 and CB2 input signals | $\mathrm{t}_{\mathrm{r}}, \mathrm{tf}$ | - | - | 1.0 | $\mu \mathrm{s}$ |
| Delay Time, CB1 active transition to CB2 positive transition | TRS2 | - | - | 2.0 | $\mu \mathrm{s}$ |

FIGURE 2 - WRITE TIMING CHARACTERISTICS


## INTERFACE DESCRIPTION

## MPU/PIA INTERFACE

| Pin | Label | Function |
| :---: | :---: | :---: |
| (33) | D0 | Bi-Directional Data - The bi-directional data lines (D0-D7) allow the transfer of data between the MPU and the PIA. The data bus output drivers are three-state devices that remain in the high-impedance (off) state except when the MPU performs a PIA read operation. The Read/Write line is in the Read (high) state when the PIA is selected for a Read operation. |
| (32) | D1 |  |
| (31) | D2 |  |
| (30) | D3 |  |
| (29) | D4 |  |
| (28) | D5 |  |
| (27) | D6 |  |
| (26) | D7 |  |
| (25) | E | Enable - The enable pulse, $E$, is the only timing signal that is supplied to the PIA. Timing of all other signals is referenced to the leading and trailing edges of the E pulse. This signal will normally be a derivative of the $\mathrm{S} 6800 \phi 2$ Clock. |
|  |  | The E pulse is used to condition the interrupt/control lines CA1, CA2, CB1, and CB2. At least one E pulse must occur from the inactive edge to the active edge of the input signal to set the interrupt flag, when the lines are used as inputs. |
| (21) | R/W | Read/Write - This signal is generated by the MPU to control the direction of data transfers on the Data Bus. A low state on the PIA Read/Write line enables the input buffers and data is transferred from the MPU to the PIA on the E signal if the device has been selected. A high on the Read/Write line sets up the PIA for a transfer of data to the bus. The PIA output buffers are enabled when the proper address and the enable pulse $E$ are present. |
| (34) | $\overline{\text { RESET }}$ | $\bar{R} \overline{R e} \bar{x}$ - The active low Reset line is used to reset all register bits in the PIA to a logical zero (low). This line can be used as a power-on reset and as a master reset during system operation. |
| (22) <br> (24) <br> (23) | $\begin{aligned} & \mathrm{CS} 0 \\ & \mathrm{CS} 1 \\ & \hline \mathrm{CS} 2 \end{aligned}$ | Chip Select - These three input signals are used to select the PIA. CS0 and CSI must be high and $\overline{\mathrm{CS} 2}$ must be low for selection of the device. Data transfers are then performed under the control of the Enable and Read/Write signals. The chip select lines must be stable for the duration of the E pulse. |
| $\begin{aligned} & (36) \\ & (35) \end{aligned}$ | $\begin{aligned} & \text { RS0 } \\ & \text { RS } 1 \end{aligned}$ | PIA Register Select - The two register select lines are used to select the various registers inside the PIA. These two lines are used in conjunction with internal Control Registers to select a particular register that is to be written or read. <br> The Register select lines should be stable for the duration of the E pulse while in the read or write cycle. |
| $\begin{aligned} & (38) \\ & (37) \end{aligned}$ | $\frac{\overline{\mathrm{IRQA}}}{\overline{\mathrm{IRQB}}}$ | Interrupt Request - The active low Interrupt Request lines $\overline{(I R Q A}$ and $\overline{\mathrm{IRQB})}$ act to interrupt the MPU either directly or through interrupt priority circuitry. These lines are "open source" (no load device on the chip) and are capable of sinking a current of 1.6 mA from an external source. This permits all interrupt request lines to be tied together in a wire-OR configuration. <br> Each Interrupt Request line has two internal interrupt flag bits that will cause the Interrupt Request line to go low. Each flag bit is associated with a particular peripheral interrupt line. Also four interrupt enable bits are provided in the PIA which may be used to inhibit a particular interrupt from a peripheral device. <br> Servicing an interrupt by the MPU is accomplished by a software routine that, on a prioritized basis, sequentially reads and tests the two control registers in each PIA for interrupt flag bits that are set. <br> The Interrupt Flag is cleared (zeroed) as a result of an MPU Read Peripheral Data Operation. |

## PIA/PERIPHERAL INTERFACE

| Pin | Label |
| :---: | :---: |
| (2) | PA0 |
| (3) | PA1 |
| (4) | PA2 |
| (5) | PA3 |
| (6) | PA4 |
| (7) | PA5 |
| $(8)$ | PA6 |
| $(9)$ | PA7 |

## Function

Section A Peripheral Data - Each of the peripheral data lines can be programmed to act as an input or output. This is accomplished by setting a " 1 " in the corresponding Data Direction Register bit for those lines which are to be outputs. A " 0 " in a bit of the Data Direction Register causes the corresponding peripheral data line to act as an input. During an MPU Read Peripheral Data Operation, the data on peripheral lines programmed to act as inputs appears directly on the corresponding MPU Data Bus lines. In the input mode the internal pullup resistor on these lines represents a maximum of one standard TTL load.
The data in Output Register A will appear on the data lines that are programmed to be outputs. A logical " 1 " written into the register will cause a "high" on the corresponding data line while a " 0 " results in a "low". Data in Output Register A may be read by an MRU "Read Peripheral Data A" operation when the corresponding lines are programmed as outputs. This data will be read properly if the voltage on the peripheral data lines is greater than 2.0 volts for a logic " 1 " output and less than 0.8 volt for a logic " 0 " output. Loading the output lines such that the voltage on these lines does not reach full voltage causes the data transferred into the MPU on a Read operation to differ from that contained in the respective bit of Output Register A.

| (10) | PB0 | Section B Peripheral Data - The peripheral data lines in the B Section of the PIA can |
| :---: | :---: | :---: |
| (11) | PB1 | be programmed to act as either inputs or outputs in a similar manner to PA0-PA7. How- |
| (12) | PB2 | ever, the output buffers driving thése lines differ from those driving lines PA0-PA7. They |
| (13) | PB3 | have three-state capability, allowing them to enter a high impedance state when the peripher- |
| (14) | PB4 | al data line is used as an input. In addition, data on the peripheral data lines PB0-PB7 will |
| (15) | PB5 | be read properly from those lines programmed as outputs even if the voltages are below 2.0 |
| (16) | PB6 | volts for a "high". As outputs, these lines are compatible with standard TTL and may also be |
| (17) | PB7 | used as a source of up to 1 milliampere at 1.5 volts to directly drive the base of a transistor switch. |
| $\begin{aligned} & (40) \\ & (18) \end{aligned}$ | $\begin{aligned} & \text { CA1 } \\ & \text { CB1 } \end{aligned}$ | Interrupt Input - Peripheral Input lines CA1 and CB1 are input-only lines that set the interrupt flags of the control registers. The active transition for these signals is also programmed by the two control registers. |
| (39) | CA2 | Peripheral Control - The peripheral control line CA2 can be programmed to act as an interrupt input or as a peripheral control output. As an output, this line is compatible with standard TTL; as an input the internal pullup resistor on this line represents one standard TTL load. The function of this signal line is programmed with Control Register A. |
| (19) | CB2 | Peripheral Control - Peripheral Control line CB2 may also be programmed to act as an interrupt input or peripheral control output. As an input, this line has high input impedance and is compatible with standard TTL. As an output it is compatible with standard TTL and may also be used as a source of up to 1 milliampere at 1.5 volts to directly drive the base of a transistor switch. This line is programmed by Control Register B. |
| (1) | GND | Ground |
| (20) | $\mathrm{V}_{\mathrm{CC}}$ | +5 Volts $\pm 5 \%$ |



## FUNCTIONAL DESCRIPTION

The S6830 is a mask programmable read only memory organized 1024 words x 8 bits for application in byte organized systems. The $\mathbf{S} 6830$ is totally bus compatible with the S 6800 microprocessor. Interfacing to the S 6830 consists
of an 8 bit three-state data bus, four mask programmable chip selects and ten address lines.

The S 6830 is a totally static memory requiring no clocks. Access time is compatible with maximum data rates in a S6800 microprocessor system. The device operates from a single +5 volt power supply and is fabricated with N channel silicon gate technology.

## ABSOLUTE MAXIMUM RATINGS (See Note 1)

```
Supply Voltage VCC
-0.3 to +7.0 V
-0.3 to +7.0 V
0 to \(+70^{\circ} \mathrm{C}\)
-55 to \(+150^{\circ} \mathrm{C}\)
Input Voltage \(\mathrm{V}_{\text {in }}\)
Operating Temperature Range \(\mathrm{T}_{\mathrm{A}}\)
Storage Temperature Range \(\mathrm{T}_{\text {stg }}\)
```

NOTE: 1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

## DC (STATIC) CHARACTERISTICS

( $\mathrm{V}_{\mathrm{CC}}=+5$ Volt $\pm 5 \% ; \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) RECOMMENDED DC OPERATING CONDITIONS

| Parameter | Symbol | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Input High Voltage (Norm. Op. Levels) | $\mathrm{V}_{\mathrm{IH}}$ | 2.4 | 5.25 | Vdc |
| Input Low Voltage (Norm. Op. Levels) | $\mathrm{V}_{\text {IL }}$ | -0.3 | 0.4 | Vdc |
| $\begin{aligned} & \text { Input Current } \\ & \quad\left(\mathrm{V}_{\text {in }}=0 \text { to } 5.25 \mathrm{~V}\right) \end{aligned}$ | $\mathrm{I}_{\text {in }}$ | - | 2.5 | $\mu \mathrm{Adc}$ |
| Input High Threshold Voltage | $\mathrm{V}_{\text {IHT }}$ | 2.0 | - | Vdc |
| Input Low Threshold Voltage | $\mathrm{V}_{\text {ILT }}$ | - | 0.65 | Vdc |
| Output High Voltage <br> $(\mathrm{IOH}=-100 \mu \mathrm{~A})$ | $\mathrm{VOH}^{\text {O}}$ | 2.4 | - | Vdc |
| Output Low Voltage $(\mathrm{IOL}=1.6 \mathrm{~mA})$ | $\mathrm{V}_{\text {OL }}$ | - | 0.45 | Vdc |
| $\begin{aligned} & \hline \text { Output Leakage Current } \\ & \quad\left(\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{E}=0.4 \mathrm{~V}, \overline{\mathrm{E}}=2.4 \mathrm{~V}\right) \end{aligned}$ | $\mathrm{I}_{\text {LOH }}$ | - | 10 | $\mu \mathrm{Adc}$ |
| Output Leakage Current $\left(\mathrm{V}_{\mathrm{OH}}=0.4 \mathrm{~V}, \mathrm{E}=0.4 \mathrm{~V}, \overline{\mathrm{E}}=2.4 \mathrm{~V}\right)$ | ILOL | - | 10 | $\mu \mathrm{Adc}$ |
| Supply Current $\left(\mathrm{V}_{\mathrm{CC}} @ 5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right)$ | ICC | - | 130 | mAdc |

## CAPACITANCE

| Characteristic | Symbol | Min. | Typ. | Max. | Unit | Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ | - | - | 7.5 | pF | $\mathrm{f}=1.0 \mathrm{MHz}$ |
| Output Capacitance | $\mathrm{C}_{\text {out }}$ | - | - | 15 | pF | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |

AC (DYNAMIC) CHARACTERISTICS READ CYCLE (All timing with $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}$, Load of Figure 1)
$\mathrm{V}_{\mathrm{CC}}=+5$ Volt $\pm 5 \% ; \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Characteristic | Symbol | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Read Cycle Time | $\mathrm{t}_{\text {cyc }}(\mathrm{R})$ | 575 | - | ns |
| Output Enable Delay Time | tED | - | 300 | ns |
| Output Disable Delay Time | tDD | 10 | 150 | ns |
| Read Access Time | $\mathrm{t}_{\text {acc }}$ | - | 575 | ns |

## READ CYCLE TIMING



FIGURE 1 - AC TEST LOAD


ADVANCED PRODUCT DESCRIPTION


## - Maximum Access Time $=450 \mathrm{~ns} @ \mathrm{C}_{\mathrm{L}}=130 \mathrm{pF}$ <br> - Low Power 150 mW avg. <br> - Organized as 2048-Bytes of 8 Bits <br> - Static Operation <br> - Three-State Data Output <br> - 3 Chip Enable Inputs (Mask Programmable) <br> - The S6831 is pinout similar with the S6830 <br> - The S6831A is pinout compatible with the 2316A, 8316A

## FUNCTIONAL DESCRIPTION

The S6831/A/B/C is a 16,384 bit Read Only Memory organized 2 K words $\times 8$ bits. This ROM has been designed to supply large bit storage, high performance memory for micro-
processors and other demanding applications with simple interface requirements. The device will operate from a single +5 V supply and is manufactured with a N -channel silicon gate depletion load technology. This device is available in all common high density ROM pinouts.

ABSOLUTE MAXIMUM RATINGS (See Note 1)

| Supply Voltage $V_{C C}$ | -0.5 to +7.0 V | Operating Temperature Range $\mathrm{T}_{\mathrm{A}}$ | 0 to $+70^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- | ---: |
| Input Voltage $\mathrm{V}_{\text {in }}$ | -0.5 to +7.0 V | Storage Temperature Range $\mathrm{T}_{\text {stg }}$ | -55 to $+150^{\circ} \mathrm{C}$ |

NOTE 1 Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC (STATIC) CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=+5$ Volt $\pm 5 \% ; \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage (Norm. Op. Levels) | 2.0 | - | 5.25 | Vdc |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage (Norm. Op. Levels) | -0.5 | - | 0.8 | Vdc |  |
| $\mathrm{I}_{\mathrm{I}}$ | Input Current $\left(\mathrm{V}_{\mathrm{I}}=0\right.$ to 5.25 V$)$ | - | - | 2.5 | $\mu \mathrm{Adc}$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage $\left(\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}\right)$ | 2.4 | - | - | Vdc |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage $\left(\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}\right)$ | - | - | 0.4 | Vdc |  |
| $\mathrm{I}_{\mathrm{LOH}}$ | Output Leakage Current <br> $\left(\mathrm{V}_{\mathrm{O}}=2.4, \overline{\mathrm{E}}=0.4 \mathrm{~V}, \mathrm{E}=2.4 \mathrm{~V}\right)$ | - | - | 10 | $\mu \mathrm{Adc}$ |  |
| $\mathrm{I}_{\mathrm{LOL}}$ | Output Leakage Current <br> $\left(\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}, \overline{\mathrm{E}}=0.4 \mathrm{~V}, \mathrm{E}=2.4 \mathrm{~V}\right)$ | - | - | 10 | $\mu \mathrm{Adc}$ |  |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current <br> $\left(\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right)$ | - | 30 |  | mAdc |  |

## CAPACITANCE

| Symbol | Characteristic | Min. | Typ. | Max | Unit | Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {in }}$ | Input Capacitance | - | - | 7.5 | pF | $\mathrm{f}=1.0 \mathrm{MHz}$ |
| $\mathrm{C}_{\text {out }}$ | Output Capacitance | - | - | 10 | pF | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |

AC (DYNAMIC) CHARACTERISTICS $V_{C C}=+5$ Volt $\pm 5 \% ; \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
READ CYCLE (All timing with $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}$, Load of Figure 1)

| Symbol | Characteristic | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $t_{\text {cyc }}(R)$ | Read Cycle Time | 450 | - | ns |
| $\mathrm{t}_{\text {ED }}$ | Output Enable Delay Time | - | 200 | ns |
| $\mathrm{t}_{\mathrm{DD}}$ | Output Disable Delay Time | 10 | 150 | ns |
| $\mathrm{t}_{\text {ACC }}$ | Read Access Time | - | 450 | ns |

## READ CYCLE TIMING



FIGURE 1 -.- AC TEST LOAD


## CUSTOM PROGRAMMING

The preferred method of pattern submission is the AMI Hex format as described below with its built-in address space
mapping and error checking. This is the format produced by the AMI Assembler/Loader. The format is as follows and may be on paper tape, punched card or other media readable by AMI.

ASCII

| Character | Description |
| :--- | :--- |
| 1 | Start of record (S) |
| 2 | Type of record |
|  | $0-$ Header record |
| $1-$ Data record |  |
|  | $9-$ End of file record |

## Byte Count

Since each data byte is represented as two hex characters, the byte count must be multiplied by two fo get the number of characters to the end of the record. (This includes checksum and address data.) Records may be of any length being defined in each record by the byte count.

## 5, 6, 7, $8 \quad$ Address Value

The memory location where this record is to be stored.
$9, \ldots, N \quad$ Data
Each data byte is represented by two hex characters. Most significant character first.
$\mathrm{N}+{ }_{1, \mathrm{~N}}+2 \quad$ Checksum
The one's complement of the additive summation (without carry) of the data bytes, the address, and the byte count.
AMI will accept the input format used for the EA4600 or for the Intel 8316 A or B in addition to the above format.
EXAMPLE:


## FUNCTIONAL DESCRIPTION

The S6834 is a high speed, static, $512 \times 8$ bit, eraseable and electrically programmable read only memory designed for use in bus-organized systems. Both input and output are TTL compatable during both read and write modes. Packaged in a 24 pin hermetically sealed dual in-line package the bit pattern can be erased by exposing the chip to an ultra-violet light source through the transparent lid, after which a new pattern can be written.

## TYPICAL APPLICATIONS

- ROM Program Debugging
- Code Translation
- Microprogramming
- Look-up Tables
- Random Logic Replacement
- Programmable Waveforms
- Character Generation
- Electronic Keyboards


## ABSOLUTE MAXIMUM RATINGS



NOTE: This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC (STATIC) CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{GG}}=-12.0 \mathrm{~V} \pm 5 \% \mathrm{~T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}\right.$ unless otherwise noted).

| SYMBOL | CHARACTERISTIC | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | INPUT VOLTAGE LOW |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | INPUT VOLTAGE HIGH | $\mathrm{V}_{\mathrm{CC}}-2.25$ | $\mathrm{V}_{\mathrm{CC}}$ to .3 | V |
| $\mathrm{V}_{\text {OL }}$ | OUTPUT VOLTAGE LOW $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{ma}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | OUTPUT VOLTAGE HIGH $\mathrm{I}_{\mathrm{OH}}=200 \mu \mathrm{~A}$ | 2.4 |  | V |
| $\mathrm{I}_{\mathrm{LI}}$ | INPUT LEAKAGE CURRENT |  | 10 | $\mu \mathrm{a}$ |
| $\mathrm{I}_{\mathrm{LO}}$ | OUTPUT LEAKAGE CURRENT $C S=5 V$ |  | 20 | $\mu \mathrm{a}$ |
| $\mathrm{I}_{\text {GG }}$ | $\mathrm{V}_{\text {GG }}$ SUPPLY CURRENT |  | 45 | ma |
| ${ }^{\text {I CC }}$ | $V_{\text {CC }}$ SUPPLY CURRENT |  | 50 | ma |
| $\mathrm{P}_{\mathrm{D}}$ | POWER DISSIPATION |  | 750 | mw |

NOTE: Program input $\mathrm{V}_{\text {PROG }}$ may be tied to $\mathrm{V}_{\mathrm{CC}}$ during the Read.

AC (DYNAMIC) CHARACTERISTICS (Loading is as shown in Figure 1 unless otherwise noted).

| SYMBOL | CHARACTERISTIC | MIN | MAX |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {ACC }}$ | ACCESS TIME |  | 575 | 750 | ns |
| $\mathrm{T}_{\mathrm{CO}}$ | CHIP SELECT TO OUTPUT DELAY |  | 300 | 400 | ns |
| $\mathrm{T}_{\mathrm{DD}}$ | CHIP DESELECT TO OUTPUT DELAY |  | 250 | 325 | ns |



PROGRAM CHARACTERISTICS (R/W G $\mathrm{Hd}_{\text {d }}$, Program pulse rise and fall time ( $10 \%$ to $90 \%$ ) are both at $1 \mu \mathrm{~s}$ max).

| SYMBOL | CHARACTERISTICS | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| TAS | ADDRESS SET UP TIME | 10 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {CSS }}$ | CHIP SELECT SET UP TIME | 10 |  | $\mu \mathrm{s}$ |
| T ${ }_{\text {DS }}$ | DATA SET UP TIME | 10 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{AH}}$ | ADDRESS HOLD TIME | 10 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {CSH }}$ | CHIP SELECT HOLD TIME | 10 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {DH }}$ | DATA HOLD TIME | 10 |  | $\mu \mathrm{s}$ |
| TPWL | PROGRAM PULSE WIDTH LOW | 3 | 5 | ms |
| TPWH | PROGRAM PULSE WIDTH HIGH | 500 |  | $\mu \mathrm{s}$ |
| VPROG* | PROGRAM AMPLITUDE | -55 | -50 | V |
| IPROG | PROGRAM CURRENT |  | 35 | ma |
| TWS | WRITE SET UP TIME | 10 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {WH }}$ | WRITE HOLD TIME | 5 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {RS }}$ | READ SET UP TIME | 10 |  | $\mu \mathrm{s}$ |

[^6]FIGURE 3 -PROGRAMMING CYCLE TIMING WAVEFORMS


FIGURE 4 -READ/PROGRAM/READ CYCLE TIMING WAVEFORM


CONTROL FUNCTION TRUTH TABLE

| CS | R/W | VPROG | MODE | OUTPUTS |
| :---: | :---: | :--- | :--- | :--- |
| 0 | 0 | VPROG | Write | Active Data Inputs |
| 0 | 1 | V $_{\text {CC }}$ | Read | Active |
| 1 | X | X | Standby | Floating |

## OPERATION

Initially, and after each erasure, all bits of the 6834 are in the logic " 0 " state (output 0 volts). Data is stored by selectively programming a logic " 1 " into the desired bit locations. The R/W input (pin 14) is used to select the desired mode of operation. When the $\mathrm{R} / \mathrm{W}$ input is at logic " 0 " the chip is in the write enable mode of operation. The outputs $\left(0_{1}-0_{8}\right)$ are disabled (floating) with the corresponding pins becoming the data inputs $\left(0_{1} \rightarrow D_{\text {IN } 1}\right.$ etc.). The word address is selected in the same manner as in the read mode. Data to be programmed are presented 8 bits in parallel and after the address and data are set up a programming pulse ( $\mathrm{V}_{\mathbf{P}}-50$ volts) is applied. $\mathrm{V}_{\mathrm{PROG}}$ electrically writes the data into the memory array. Writing may be inhibited by deselecting the chip with the CS input at a logic " 1 " during the write cycle. This feature allows true "on board" programming in bus organized systems where the R/W and VPROG inputs are common and the device to be programmed is selected by means of the chip select input as during read operations.

The amount of program energy required to insure memory retention/may be defined as a function of the number of program pulses ( N ) times the program pulse width $\left(\mathrm{t}_{\mathrm{pw}}\right)$ $\left(\mathrm{N} \mathrm{x} \mathrm{t}_{\mathrm{pw}} \geqslant 60 \mathrm{msec}\right)$. This means if a 3 ms pulse is used, 20 program pulses are required, and if a 5 ms pulse is used 12 program pulses are required.

The read operation is accomplished by a logic " 1 " at the R/W input with the program input connected to $\mathrm{V}_{\mathrm{SS}}$ potential. True data (data out = data in) is valid after the address is stable. The CS input will disable (float) the outputs when at a logic " 1 " to allow or tie capability.

Erasure is accomplished by exposing the array to a high intensity ultra-violet light source (such as, Ultra-Violet Products, Inc. Lamp Model S52 or UVS-54) for a period of 7 to 10 minutes. The clear optical lid should be approximately one inch away from the lamp tubes.

## INTERFACE DESCRIPTION

## Pin Label

## Function

| (14) | $\mathrm{R} / \mathrm{W}$ | Read/Write - When this input line is set to $\mathrm{V}_{\mathrm{IH}}$, the device is in the Read mode, a low $\left(\mathrm{V}_{\mathrm{IL}}\right)$ <br> signal puts it into the Write mode. |
| :--- | :--- | :--- |
| (15) | CS | Chip Select - This input line must be set to $\mathrm{V}_{\text {IL }}$ for a Read or Write operation to be per- <br> formed. When it is High $\left(\mathrm{V}_{\text {IH }}\right)$ the output data bus is set to a high-impedance three-state <br> condition and disables the Write operation. |
| (11) | VPROG | Program - In the Write mode, a programming pulse $(-50 \mathrm{~V}$ dc) at this input causes the <br> data the Data Lines to be stored in the selected address. This pin should be tied to $\mathrm{V}_{\text {CC }}$ for <br> normal Read operations. |
| (24) | A0 | Address Lines - These lines select the 8 bit word in memory for Read or Write operation |
| (23) | A1 |  |
| (22) | A2 |  |
| (21) | A3 |  |
| (20) | A4 |  |
| (19) | A5 |  |
| (18) | A6 |  |
| (17) | A7 |  |
| (16) | A8 |  |

AMI
AMERICAN MICROSYSTEMS. INC.


## FUNCTIONAL DESCRIPTION

The S6850 Asynchronous Communications Interface Adapter (ACIA) provides the data formatting and control to interface serial asynchronous data communications to bus organized systems such as the S6800 Microprocessing Unit.

The S6850 includes select enable, read/write, interrupt and bus interface logic to allow data transfer over an eight bit
bi-directional data bus. The parallel data of the bus system is serially transmitted and received by the asynchronous data interface, with proper formatting and error checking. The functional configuration of the ACIA is programmed via the data bus during system initialization. Word lengths, clock division ratios and transmit control through the Request to Send output may be programmed. For modem operation three control lines are provided. These lines allow the ACIA to interface directly with the S6860 0-600 bps digital modem.

## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 V | Operating Temperature Range $\mathrm{T}_{\mathrm{A}}$ | 0 to $+70^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- | ---: |
| Input Voltage $\mathrm{V}_{\text {in }}$ | -0.3 to +7.0 V | Storage Temperature Range $\mathrm{T}_{\text {stg }}$ | -55 to $+150^{\circ} \mathrm{C}$ |

NOTE: This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC (STATIC) CHARACTERISTICS $\quad\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$ unless otherwise noted.)

| Characteristic | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage (Normal Operating Levels) | $\mathrm{V}_{\text {IH }}$ | +2.4 | - | VCC | Vdc |
| Input Low Voltage (Normal Operating Levels) | $\mathrm{V}_{\text {IL }}$ | -0.3 | - | +0.4 | Vdc |
| Input High Threshold Voltage All Inputs Except Enable | $\mathrm{V}_{\text {IHT }}$ | +2.0 | - | - | Vdc |
| Input Low Threshold Voltage All Inputs Except Enable | VILT | - | - | +0.8 | Vde |
| Input Leakage Current $\begin{aligned} & \left(\mathrm{V}_{\text {in }}=0 \text { to } 5.0 \mathrm{Vdc}\right) \\ & \quad \mathrm{R} / \mathrm{W}, \mathrm{RS}, \mathrm{CS} 0, \mathrm{CS} 1, \overline{\mathrm{CS} 2} \text {, Enable } \end{aligned}$ | $\mathrm{I}_{\text {in }}$ | - | 1.0 | 2.5 | $\mu \mathrm{Adc}$ |
| $\begin{aligned} & \text { Three-State (Off State) Input Current } \\ & \left(\mathrm{V}_{\text {in }}=0.4 \text { to } 2.4 \mathrm{Vdc}, \mathrm{~V}_{\mathrm{CC}}=\max \right) \quad \text { D0-D7, } \end{aligned}$ | ITSI | - | 2.0 | 10 | $\mu \mathrm{Adc}$ |
| Output High Voltage <br> ( $\mathrm{I}_{\text {Load }}=-100 \mu \mathrm{Adc}$, <br> Enable Pulse Width $<25 \mu$ s) <br> All Outputs Except $\overline{\mathrm{RQ}}$ | $\mathrm{V}_{\mathrm{OH}}$ | +2.4 | - | - | Vdc |
| Output Low Voltage <br> ( $\mathrm{I}_{\text {Load }}=1.6 \mathrm{mAdc}$ ) <br> Enable Pulse Width $<25 \mu$ s | VOL | - | - | +0.4 | Vdc |
| Output Leakage Current (Off State) $\overline{\text { IRQ }}$ | $\mathrm{I}_{\text {LOH }}$ | - | 1.0 | 10 | $\mu \mathrm{Adc}$ |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | - | 300 | 525 | mW |
| Input Capacitance $\begin{aligned} & \left(\mathrm{V}_{\text {in }}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right) \\ & \quad \mathrm{D} 0-\mathrm{D} 7 \\ & \mathrm{R} / \mathrm{W}, \mathrm{RS}, \mathrm{CS} 0, \mathrm{CS} 1, \overline{\mathrm{CS} 2}, \mathrm{RXD}, \mathrm{CTX}, \mathrm{CRX}, \overline{\mathrm{CTS}}, \overline{\mathrm{DCD}} \\ & \text { Enable } \end{aligned}$ | $\mathrm{C}_{\text {in }}$ | - | $-$ | 10 10 | pF |
| Output Capacitance $\left(\mathrm{V}_{\mathrm{in}}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$ | $\mathrm{C}_{\text {out }}$ | - | - | 10 | pF |

## AC (DYNAMIC) CHARACTERISTICS

Loading $=130 \mathrm{pF}$ and one TTL load for D0-D7 $=20 \mathrm{pF}$ and 1 TTL load for $\overline{\mathrm{RTS}}$ and $\mathrm{TXD}=100 \mathrm{pF}$ and $3 \mathrm{~K} \Omega$ to $\mathrm{V}_{\mathrm{CC}}$ for $\overline{\mathrm{IRQ}}$.
READ TIMING CHARACTERISTICS (Figure 1)

| Characteristic | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Setup Time, Address valid to Enable positive transition | TAEW | 180 | - | - | ns |
| Setup Time, Enable positive transition to Data valid on bus | TEDR | - | - | 395 | ns |
| Data Bus Hold Time | THR | 10 | - | - | ns |
| Rise and Fall Time for Enable input | $\mathrm{t}_{\mathrm{rE}}, \mathrm{t} \mathrm{fE}$ | - | - | 25 | $\mu \mathrm{~s}$ |

FIGURE 1 - READ TIMING CHARACTERISTICS


## WRITE TIMING CHARACTERISTICS (Figure 2)

| Characteristic | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Enable Pulse Width | TE | 0.470 | - | 25 | $\mu \mathrm{~s}$ |
| Setup Time, Address valid to Enable positive transition | TAEW | 180 | - | - | ns |
| Setup Time, Data valid to Enable netative transition | TDSU | 300 | - | - | ns |
| Setup time, Read/Write negative transition to Enable positive transition | TWE | 130 | - | - | ns |
| Data Bus Hold Time | THW | 10 | - | - | ns |

FIGURE 2 - WRITE TIMING CHARACTERISTICS


TRANSMIT/RECEIVE CHARACTERISTICS (Figure 3)

| Characteristic | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Clock Frequency } \\ & \div 1 \text { mode } \\ & \div 16 \text { mode } \\ & \div 64 \text { mode } \end{aligned}$ | ${ }_{\text {f }}$ C |  |  | $\begin{aligned} & 500 \\ & 800 \\ & 800 \end{aligned}$ | $\begin{aligned} & \mathrm{KHz} \\ & \mathrm{KHz} \\ & \mathrm{KHz} \end{aligned}$ |
| Clock Pulse Width, Low State | $\mathrm{PW}_{\mathrm{CL}}$ | 600 |  |  | nsec |
| Clock Pulse Width, High State | $\mathrm{PW}_{\mathrm{CH}}$ | 600 |  |  | nsec |
| Delay Time, Transmit Clock to Data Out | TTDD |  |  | 1.0 | $\mu \mathrm{sec}$ |
| Set up Time, Receive Data | TRDSU | 500 |  |  | nsec |
| Hold Time, Receive Data | TRDH | 500 |  |  | nsec |
| Delay Time, Enable to $\overline{\mathrm{RQQ}}$ Reset | T IRQR |  |  | 1.2 | $\mu \mathrm{sec}$ |
| Delay Time, Enable to $\overline{\mathrm{RTS}}$ | TRTS |  |  | 1.0 | $\mu \mathrm{sec}$. |

FIGURE 3 - TRANSMIT/RECEIVE TIMING


## MPU/ACIA INTERFACE

| Pin | Label |
| :---: | :---: |
| $(22)$ | D0 |
| $(21)$ | D1 |
| $(20)$ | D2 |
| $(19)$ | D3 |
| $(18)$ | D4 |
| $(17)$ | D5 |
| $(16)$ | D6 |
| $(1.5)$ | D7 |
| $(14)$ | E |
|  |  |
| $(13)$ | R/W |
|  |  |
|  |  |
|  |  |
| $(8)$ | CS0 |
| $(10)$ | CS1 |

## Function

ACIA BI-DIRECTIONAL DATA LINES-The bi-directional data lines (D0-D7) allow for data transfer between the ACIA and the MPU. The data bus output drivers are three-state devices that remain in the high-impedance (off) state except when the MPU performs an ACIA read operation. The Read/Write line is in the read (high) state when the ACIA is selected for a read operation.
(16) D7

## MPU/ACIA INTERFACE (CONT'D)

| Pin | Label | FUNCTION |
| :---: | :---: | :---: |
| (11) | RS | REGISTER SELECT SIGNAL-The Register Select line is a high impedance input that is TTL compatible and is used to select the Transmit/Receive Data or Control/Status registers in the ACIA. The Read/Write signal line is used in conjunction with Register Select to select the Read Only or Write Only register in each register pair. |
| (7) | $\overline{\text { IRQ }}$ | INTERRUPT REQUEST SIGNAL-Interrupt request iṣ a TTL compatible, open drain active low output that is used to interrupt the MPU. The Interrupt Request remains low as long as the cause of the interrupt is present and the appropriate interrupt enable within the ACIA is set. |
| ACIA/MODEM OR PERIPHERAL INTERFACE |  |  |
| Pin | Label | FUNCTION |
| (4) | CTX | TRANSMIT CLOCK-The Transmit Clock is a high impedance TTL compatible input used for the clocking of transmitted data. The transmitter initiates data on the negative transition of the clock. Clock frequency of 1,16 , or 64 times the data rate may be selected. |
| (3) | CRX | RECEIVE CLOCK-The Receive Clock is a high impedance TTL compatible input used for synchronization of received data. (In the $\div 1$ mode, the clock and data must be synchronized externally.) The receiver strobes the data on the positive transition of the clock. Clock frequency of 1,16 , or 64 times the data rate may be selected. |
| (2) | RXD | RECEIVED DATA-The Received Data line is a high impedance TTL compatible input through which data is received in a serial NRZ(Non Return to Zero) format. Synchronization with a clock for detection of data is accomplished internally when clock rates of 16 or 64 times the bit rate are used. Data rates are in the range of 0 to 500 Kbps when external synchronization is utilized. |
| (6) | TXD | TRANSMIT DATA-The Transmit Data output line transfers serial NRZ data to a modem or other peripheral device. Data rates are in the range of 0 to 500 Kbps when external synchronization is utilized. |
| (24) | $\overline{\mathrm{CTS}}$ | CLEAR-TO-SEND-This high impedance TTL compatible input provides automatic control of the transmitting end of a communications link via the modem's "clear-to-senc" active low output by inhibiting the Transmitter Data Register Empty status bit (TDRE). |
| (5) | $\overline{\mathrm{RTS}}$ | REQUEST-TO-SEND-The Request-to-Send output enables the MPU to control a peripheral or modem via the data bus. The active state is low. The Request-to-Send output is controlled by the contents of the ACIA control register. |
| (23) | $\overline{\text { DCD }}$ | DATA CARRIER DETECTED-This high impedance TTL compatible input provides automatic control of the receiving end of a communications link by means of the modem "Data-Carrier-Detect" or "Received-Line-Signal Detect" output. The D $\overline{\mathrm{CD}}$ input inhibits and initializes the receiver section of the ACIA when high. A low to high transition of the Data Carrier Detect initiates an interrupt to the MPU to indicate the occurrence of a loss of carrier when the Receiver Interrupt Enable (RIE) is set. |
| (12) | $\mathrm{V}_{\mathrm{CC}}$ | +5 volts $\pm 5 \%$ |
| (1) | GND | GROUND |



## FUNCTIONAL DESCRIPTION

The S6860 is a $0-600 \mathrm{bps}$ Digital Modem circuit designed to be integrated into a wide range of equipment utilizing serial data communications.

The modem provides the necessary modulation, demodulation and supervisory control functions to implement a serial data communications link, over a voice grade channel, utilizing frequency shift keying (FSK) a bit rates up to 600 bps . The S6860 can be implemented into a wide range of data handling
systems, including stand alone modems, data storage devices, remote data communication terminals and I/O interfaces for minicomputers.

N-channel silicon gate technology permits the S6860 to operate using a single voltage supply and be fully TTL compatible.

The modem is compatible with the S 6800 microcomputer family, interfacing directly with the Asynchronous Communications Interface Adapter (ACIA) to provide low-speed data communications capability.

ABSOLUTE MAXIMUM RATINGS

| Supply Voltage $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 V | Operating Temperature Range $\mathrm{T}_{\mathrm{A}}$ | 0 to $70^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- | :---: |
| Input Voltage $\mathrm{V}_{\mathrm{IN}}$ | -0.3 to +7.0 V | Storage Temperature Range $\mathrm{T}_{\mathrm{STG}}$ | -50 to $150^{\circ} \mathrm{C}$ |

NOTE
This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

## DC (STATIC) CHARACTERISTICS

( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted.)

| SYMBOL | CHARACTERISTIC | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage, All inputs Except Crystal | 2.0 | - | $\mathrm{v}_{\mathrm{CC}}$ | Vdc |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage, All inputs Except Crystal | -0.3 | - | 0.8 | Vdc |
| $\mathrm{V}_{\text {IN }}$ | Crystal Input Voltage (Crystal Input Driven from an External Reférence, Input Coupling Capacitor $=200 \mathrm{pF}$, Duty Cycle $=50 \pm 5 \%$ ) | 1.5 | - | 2.0 | $V_{p-p}$ |
| ${ }_{\text {IN }}$ | $\begin{array}{ll} \begin{array}{l} \text { Input Current } \\ \left(\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}\right) \end{array} & \\ & \mathrm{All} \text { Inputs Except RXCAR,TXDATA, } \\ & \overline{\mathrm{TD}, \mathrm{TST}, \overline{\mathrm{RI}}, \overline{\mathrm{SH}}} \\ & \mathrm{SH} \text { Inputs } \end{array}$ | - |  | -0.2 -1.6 | mAdc |
| ${ }^{\text {IL }}$ | Input Leakage Current ( $\mathrm{V}_{\text {IN }}=0$ to 5.0 Vdc ) | - | - | 1. | $\mu \mathrm{Adc}$ |
| $\mathrm{v}_{\mathrm{OH} 1}$ | Output High Voltage, All Outputs Except ANPH and TXCAR $\left(\mathrm{I}_{\mathrm{OH} 1}=-0.04 \mathrm{mAdc}, \operatorname{Load} \mathrm{A}\right)$ | 2.4 | - | $\mathrm{v}_{\text {CC }}$ | Vdc |
| $\mathrm{v}_{\text {OL1 }}$ | Output Low Voltage, All Outputs Except ANPH and TXCAR <br> $\left(\mathrm{I}_{\mathrm{OL} 1}=1.6 \mathrm{mAdc}, \operatorname{Load} \mathrm{A}\right)$ | -0.3 | - | 0.4 | Vdc |
| $\mathrm{I}_{\mathrm{OH} 2}$ | Output High Current, ANPH ( $\mathrm{V}_{\mathrm{OH} 2}=0.8 \mathrm{Vdc}$, Load B) | 0.3 | - | - | mAdc |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage, ANPH ( $\mathrm{I}_{\text {OL2 } 2}$ ) $=0$, Load B) | -0.3 | - | 0.3 | Vdc |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance ( $\mathrm{f}=0.1 \mathrm{MHz}$ ) | - | 5. | - | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance ( $\mathrm{f}=0.1 \mathrm{MHz}$ ) | - | 10 | - | pF |
| $\mathrm{V}_{\mathrm{CO}}$ | Transmit Carrier Output Voltage (Load C) | 0.20 | 0.35 | 0.50 | V (RMS) |
| $\mathrm{V}_{2} \mathrm{H}$ | Transmit Carrier Output 2nd Harmonic (Load C) | -25 | -32 | - | dB |
| $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{V}_{\text {CC }}$ Supply Current (All Inputs at GND \& All Outputs Open) | - | 30 | 65 | mAdc |

## AC (DYNAMIC) CHARACTERISTICS

(Loading is as shown in Figure 1 unless otherwise noted.)

| SYMBOL | CHARACTERISTIC | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{r}}$ | Input Transition Times, All Inputs Except Crystal | - | - | $1 .{ }^{*}$ | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{f}}$ | (Operating in the Crystal Input Mode; from 10\% to 90\% Points) | - | - | $1 . .^{*}$ |  |
| $\mathrm{t}_{\mathrm{r}}$ | Input Transition Times, Crystal Input | - | - | 30 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | (Operating in External Input Reference Mode) | - | - | 30 |  |
| $\mathrm{t}_{\mathrm{r}}$ | Output Transition Times, All Outputs Except TXCAR | - | - | 5. | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{f}}$ | (From 10\% to 90\% Points) | - | - | 5. |  |

[^7]FIGURE 1 TEST LOADING


## MODEM/TERMINAL INTERFACE



## EXTERNAL MODEM INTERFACE

| PIN | LABEL | FUNCTION |  |  |
| :---: | :---: | :---: | :---: | :---: |
| (12) | $\mathrm{V}_{\mathrm{CC}}$ | +5 Volts $\pm 5 \%$ |  |  |
| (1) | GND | Ground |  |  |
| (22) | $\overline{\mathrm{ESD}}$ | Enable Space Disconnect - When $\overline{\mathrm{ESD}}$ is strapped low and $\overline{\mathrm{DTR}}$ is pulsed to initiate a disconnect, the modem transmits a space for either 3 s or until a loss of threshold is detected, whichever occurs first. If $\bar{E} \overline{S D}$ is strapped high, data instead of a space is transmitted. A disconnect occurs at the end of 3 s |  |  |
| (5) | $\overline{\text { ELS }}$ | Enable Long Space Disconnect - A strapping option which, when low, will automatically hang up the phone upon receipt of a continuous space for 1.5 s . |  |  |
| (6) | $\overline{\text { ESS }}$ | Enable Short Space Disconnect - A strapping option which, when low, will automatically hang up the phone upon receipt of a continuous space for $0.3 \mathrm{~s} . \overline{\mathrm{ESS}}$ and $\overline{\text { ELS }}$ must not be simultaneously strapped low. |  |  |
| (13) | XTAL | Crystal - A 1.0 MHz crystal is required to use the on-chip oscillator. A 1.0 MHz square wave can also be applied to this pin to satisfy the clock requirements. Crystal parameteres are as follows: |  |  |
|  |  | Mode: | Parallel |  |
|  |  | Frequency: | $1.0 \mathrm{MHz} \pm 0.1 \%$ |  |
|  |  | Series Resistance: | 750 ohms max |  |
|  |  | Shunt Capacitance: | $7.0 \mathrm{pF} \max$ |  |
|  |  | Temperature: | $0-70^{\circ} \mathrm{C}$ |  |
|  |  | Test Level: | $1.0 \mathrm{~mW}$ |  |
|  |  |  | 13 pF |  |

When using the 1.0 MHz crystal, external parasitic capacitance, including crystal shunt capacitance, must be $\leqslant 9 \mathrm{pF}$ at the crystal input.
(14) RXRATE Receive Data Rate - The demodulator has been optimized for signal-to-noise performance at 300 bps and 600 bps. The Receive Data Rate input must be low for $0-600$ bps and should be high for $0-300$ bps.

MODEM/DATA COUPLER INTERFACE

## FUNCTION

(15) MODE Mode - Indicates the Originate (high) or Answer (low) status of the modem. This output changes when a Self Test ( $\overline{\mathrm{ST}}$ ) signal is applied.
(19) $\overline{\mathrm{RI}} \quad$ Ring Indicator - The modem function will recognize the receipt of a call from the CBT if at least 20 cycles of the 20.47 Hz ringing signal (low level $\geqslant 50 \%$ of the duty cycle) are present. The CBS $\overline{\mathrm{RI}}$ signal must be level-converted to TTL according to the EIA RS-232 specification before interfacing it with the modem function. The receipt of a call from the CBS is recognized if the $\overline{\mathrm{RI}}$ signal is present for at least 51 ms . This input is held high except during ringing. A $\overline{\mathrm{RI}}$ signal automatically places the modem function in the Answer Mode.
(21) $\overline{S H} \quad$ Switch Hook - Interfaces directly with the CBT type Data Coupler and via the EIA RS-232 level conversion for the CBS type. An $\overline{\mathrm{SH}}$ signal automatically places the modem function in the Originate Mode.
$\overline{\mathrm{SH}}$ is low during origination of a call. The modem will automatically hang up 17 s after releasing $\overline{\mathrm{SH}}$ if the handshaking routine has not been accomplished.

## MODEM/DATA COUPLER INTERFACE (Continued)

| PIN | LABEL | FUNCTION |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (4) | ANPH | Answer Phone - Upon receipt of Ring Indicator or Switch Hook signal and $\overline{\text { Data Termi }}$ Answer Phone output goes high ( $[\overline{\mathrm{SH}}+\overline{\mathrm{RI}}] \bullet \overline{\mathrm{DTR}})$. This signal drives the base of a tr activates the Off Hook and Data Transmission control lines in the data coupler. Upon can the Answer Phone signal returns to a low level. |  |  |  |
| (7) | $\overline{\mathrm{TD}}$ | Threshold Detect - This input is derived from an external threshold detector. If the sufficient, the $\overline{\mathrm{TD}}$ input must be low for $20 \mu \mathrm{~s}$ at least once every 32 ms to maintain tion. An insufficient signal level indicates the absence of the Receive Carrier; an absen 32 ms will not cause channel establishment to be lost; however, data during this invalid. |  |  |  |
| (17) | RXCAR | Receive Carrier - The FSK input to the demodulators. The local Transmit Carrier m or filtered out prior to this input, leaving only the Receive Carrier in the signal. The must also be hard limited. Any half cycle period greater than or equal to $429 \pm 1.0$ band or $235 \pm 1.0 \mu \mathrm{~s}$ for the high band is detected as a space. |  |  |  |
| (10) | TXCAR | Transmit Carrier - A digitally synthesized sine wave derived from a 1.0 MHz crystal Figure 2). Frequency characteristics are given in the following table. |  |  |  |
|  |  | MODE | DATA | FREQUENCY | TOLERANCE* |
|  |  | Originate Originate Answer Answer | Mark <br> Space <br> Mark <br> Space | $\begin{aligned} & 1270 \mathrm{~Hz} \\ & 1070 \mathrm{~Hz} \\ & 2225 \mathrm{~Hz} \\ & 2025 \mathrm{~Hz} \end{aligned}$ | $\begin{aligned} & -0.15 \mathrm{~Hz} \\ & -0.09 \mathrm{~Hz} \\ & -0.31 \mathrm{~Hz} \\ & -0.71 \mathrm{~Hz} \end{aligned}$ |

*The reference frequency tolerance is not included.
The proper output frequency is transmitted within $3.0 \mu \mathrm{~s}$ following a data bit change with no more than $2.0 \mu$ s phase discontinuity. The typical output level is 0.35 V (RMS) into a 100 K -ohm load impedance.
The second harmonic is typically 32 dB below the fundamental (see Figure 3 ).



## FUNCTIONAL DESCRIPTION

The S2350 Universal Synchronous Receiver Transmitter (USRT) is a single chip MOS/LSI device that totally replaces the serial to parallel and parallel to serial conversion logic required to interface a word parallel controller or data terminal to a bit-serial, synchronous communication network.

The USRT consists of separate receiver and transmitter sections with independent clocks, data lines and status. Common with the transmitter and receiver are word length and parity mode. Data is transmitted and received in a NRZ format at a rate equal to the respective input clock frequency.

Data messages are transmitted as a contiguous character stream, bit synchronous with respect to a clock and character synchronous with respect to framing or "sync" characters initializing each message. The USRT receiver compares the contents of the internal Receiver Sync Register with the incoming data stream in a bit transparent mode. When a compare is made, the receiver becomes character synchronous for-
matting a $5,6,7$, or 8 bit character for output each character time. The receiver has an output buffer register allowing a full character time to transfer the data out. The receiver status outputs indicate received data available (RDA), receiver overrun (ROR), receive parity error (RPE) and sync character received (SCR). Status bits are available on individual output lines and can also be multiplexed onto the output data lines for bus organized systems. The data lines have tri-state outputs.

The USRT transmitter outputs $5,6,7$, or 8 bit characters with correct parity at the transmitter serial output (TSO). The transmitter is buffered to allow a full character time to respond to a transmitter buffer empty (TBMT) request for data. Data is transmitted in à NRZ format changing on the positive transition of the transmitter clock (TCP). The character in the transmitter fill register is inserted into the data message if a data character is not loaded into the transmitter after a TBMT request.

## TYPICAL APPLICATIONS

- Computer Peripherals
- Communication Concentrators
- Integrated Modems
- High Speed Terminals
- Time Division Multiplexing
- Industrial Data Transmission


## ABSOLUTE MAXIMUM RATINGS

| Ambient temperature under bias | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Storage temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Positive voltage on any pin with respect to GROUND | +7 volt |
| Negative voltage on any pin with respect to GROUND | -0.5 volt |
| Power dissipation | 0.75 watt |

DC (STATIC) CHARACTERISTICS*
$\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted.

| Symbol | Parameter | Min. | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | Volt |  |
| VIL | Input Low Voltage | -0.5 | +0.8 | Volt |  |
| IIL | Input Leakage Current |  | 10 | $\mu \mathrm{a}$ | $\begin{aligned} & \mathrm{V}_{\text {IN }}=\mathrm{O}_{\mathrm{TO}} \mathrm{~V}_{\mathrm{CC}} \\ & \text { Volts } \end{aligned}$ |
| VOH | Output High Voltage | 2.4 |  | Volts | $\mathrm{IOH}^{\prime}=-100 \mu \mathrm{a}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  | +0.4 | Volts | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{ma}$ |
| CIN | Input Capacitance |  | 10 | pf | ) $\mathrm{V}_{\text {IN }}=0 \mathrm{Volt}$ |
| Cout | Output Capacitance |  | 12 | pf | f $=1.0 \mathrm{MHZ}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | VCC Supply Current |  | 100 | ma | No Load |

*Electrical characteristics included in this advanced product description are objective specifications and may be subject to change.
AC (DYNAMIC) CHARACTERISTICS
$\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted.

| Symbol | Parameter | Min. | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TCP, RCP | Clock Frequency | DC | 500 | KHz |  |

Input Pulse Widths


## AC (DYNAMIC) CHARACTERISTICS (CONT'D)

 SWITCHING CHARACTERISTICS| TTSO | Delay, TCP Clock to Serial Data Out |  | 700 | nsec |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TTBMT | Delay, TCP Clock to TBMT Output |  | 1.4 | $\mu \mathrm{sec}$ |  |
| TTBMT | Delay, $\overline{\text { TDS }}$ to TBMT |  | 700 | nsec |  |
| TSTS | Delay, $\overline{\text { SWE }}$ to Status Reset |  | 700 | nsec |  |
| TRDO | Delay, $\overline{\text { SWE }}, \overline{\mathrm{RDE}}$ to Data Outputs |  | 400 | nsec | 1 TTL Load |
| THRDO | Hold Time $\overline{S W E}, \overline{\mathrm{RDE}}$ to Off State |  | 400 | nsec | $\mathrm{C}_{\mathrm{L}}=130 \mathrm{pf}$ |
| TDTS | Data Set Up Time $\overline{\text { TDS }}$, $\overline{\mathrm{TFS}}, \overline{\mathrm{RSS}}, \overline{\mathrm{CS}}$ | 0 |  | nsec |  |
| TDTH | Data Hold Time $\overline{\text { TDS }}$ | 700 |  | nsec |  |
| T DTI | Data Hold Time $\overline{\mathrm{TFS}}, \overline{\mathrm{RSS}}$ | 200 |  | nsec |  |
| TCNS | Control Set Up Time NDB1, NDB2, NPB, POE | 0 |  | nsec |  |
| TCNH | Control Hold Time NDB1, NDB2, NPB, POE | 200 |  | nsec |  |
| TRDA | Delay $\overline{\mathrm{RDE}}$ to $\overline{\mathrm{RDA}}$ Output | 700 |  | nsec |  |

NOTE 1: Required to reset status and flags.

TIMING WAVEFORMS


TRANSMITTER TIMING DIAGRAM


RECEIVER TIMING DIAGRAM


## AMI. <br> MPU/ACIA INTERFACE (CONT'D)

| Pin | Label | Function |
| :---: | :---: | :---: |
| (1) | GND | Ground |
| (2) | $\mathrm{V}_{\mathrm{CC}}$ | +5 VOLTS $\pm 5 \%$ |
| (14) | RESET | MASTER RESET A $\mathrm{V}_{\text {IH }}$ initializes both the receiver and transmitter. The Transmitter Shift Register is set to output a character of all logic 1's. FCT is reset to VOL and TBMT set to VOH indicating the Transmitter Holding Register is empty'. <br> The receiver status is initialized to a $\mathrm{V}_{\mathrm{OL}}$ on RPE, SCR, and RDA. The sync character detect logic is inhibited until a RR pulse is received. |
| $\begin{aligned} & (15) \\ & (16) \\ & (17) \\ & (18) \\ & (19) \\ & (20) \\ & (21) \\ & (22) \end{aligned}$ | $\begin{aligned} & \text { D0 } \\ & \text { D1 } \\ & \text { D2 } \\ & \text { D3 } \\ & \text { D4 } \\ & \text { D5 } \\ & \text { D6 } \\ & \text { D7 } \end{aligned}$ | DATA INPUTS Data on the eight data lines are loaded into the Transmitter Holding Register by $\overline{\mathrm{TDS}}$, the Transmitter Fill Register by $\overline{\mathrm{TFS}}$, and the Receiver Sync Register by $\overline{\mathrm{RSS}}$. The character is right justified with the LSB at D0. For word lengths less than 8 bits, the unused inputs are ignored. Data transmission is LSB first. |
| (38) | TDS | TRANSMIT DATA STROBE A VIL loads data on D0-D7 into the Transmitter Holding Register and resets TBMT to a $\mathrm{V}_{\mathrm{OL}}$. |
| (24) | $\overline{\text { TFS }}$ | TRAMSMIT FILL STROBE A VIL loads data on D0-D7 into the Transmitter Fill Register. The character in the Transmitter Fill Register is transmitted whenever a new character is not loaded in the allotted time. |
| (23) | $\overline{\mathrm{RSS}}$ | RECEIVER SYNC STROBE A VIL loads data on D0-D7 into the Receiver Sync Register. SCR is set to $\mathrm{V}_{\mathrm{OH}}$ whenever data in the Receiver Shift Register compares with the character in the Receiver Sync Register. |
| (9) | TBMT | TRANSMIT BUFFER EMPTY A $\mathrm{V}_{\mathrm{OH}}$ indicates the data in the Transmitter Holding Register has been transferred to the Transmitter Shift Register and new data may be loaded. TBMT is reset to $\mathrm{V}_{\mathrm{OL}}$ by a $\mathrm{V}_{\mathrm{IL}}$ on $\overline{\mathrm{TDS}}$. A $\mathrm{V}_{\mathrm{IH}}$ on RESET sets TBMT to a $\mathrm{V}_{\mathrm{OH}}$. TBMT is also multiplexed onto the RD7 output (26) when $\overline{\text { SWE }}$ is at $\mathrm{V}_{\text {IL }}$ and $\overline{\mathrm{RDE}}$ is at $\mathrm{V}_{\mathrm{IH}}$. |
| (6) | TSO | TRANSMITTER SERIAL OUTPUT Data entered on D0-D7 are transmitted serially, least significant bit first, on TSO at a rate equal to the Transmit Clock frequency, TCP. Source of the data to the transmitter shift register is the Transmitter Holding Register or Transmitter Fill Register. |
| (36) | TCP | TRANSMIT CLOCK Data is transmitted on TSO at the frequency of the TCP input in a NRZ format. A new data bit is started on each negative to positive transition ( $\mathrm{V}_{\mathrm{IL}}$ to $\mathrm{V}_{\mathrm{IH}}$ ) of TCP. |
| (26) | RD7 | RECEIVED DATA OUTPUTS RDO-RD7 contain data from the Receiver Output Register |
| (27) | RD6 | or selective status conditions.depending on the state of $\overline{\mathrm{SWE}}$ and $\overline{\mathrm{RDE}}$ per the following |
| (28) | RD5 | table: |
| (29) | RD4 |  |
| (30) | RD3 |  |
| (31) | RD2 |  |
| (32) | RDI |  |

## MPU/ACIA INTERFACE (CONT'D)



## MPU/ACIA INTERFACE (CONT'D)

| Pin | Label | Function |
| :---: | :---: | :---: |
| (34) | $\overline{\text { SWE }}$ | STATUS WORD ENABLE A VIL enables the internal status conditions onto the output data lines RD0-RD7. <br> The trailing edge of SWE pulse resets FCT, ROR, RPE, and SCR to $\mathrm{V}_{\mathrm{OL}}$. |
| (11) | ROR | RECEIVER OVERRUN A VOH indicates data has been transferred trom the Receiver Shift Register to the Receiver Output Register when RDA was still set to $\cdot \mathrm{V}_{\mathrm{OH}}$. The last data in the Output Register is lost. <br> ROR is reset by the trailing edge $\left(\mathrm{V}_{\mathrm{IL}}\right.$ to $\left.\mathrm{V}_{\mathrm{IH}}\right)$ of $\overline{\mathrm{SWE}}$, a $\mathrm{V}_{\mathrm{IL}}$ on $\overline{\mathrm{RR}}$, a $\mathrm{V}_{\mathrm{IH}}$ on RESET or a $\mathrm{V}_{\mathrm{OL}}$ to $\mathrm{V}_{\mathrm{OH}}$ transition of RDA. <br> ROR is multiplexed onto the RDI output (32) when $\overline{S W E}$ is $V_{I L}$ and $\bar{R} \overline{D E}$ is $V_{I H}$. |
| (10) | RPE | RECEIVER PARITY ERROR A $\mathrm{V}_{\mathrm{OH}}$ indicates the accumulated parity on the received character transferred to the Output Register does not agree with the parity selected by POE. RPE is reset with the next received character with correct parity, the trailing edge ( $V_{\text {IL }}$ to $\mathrm{V}_{\mathrm{IH}}$ ) of $\overline{S W E}$, a $\mathrm{V}_{\text {IL }}$ on $\overline{\mathrm{RR}}$ or a $\mathrm{V}_{\text {IH }}$ on RESET. <br> RPE is multiplexed onto the RD2 output (31) when $\overline{S W E}$ is $V_{\text {IL }}$ and $\overline{\operatorname{RDE}}$ is $\mathrm{V}_{\text {IH }}$. |
| (13) | $\overline{\mathrm{RR}}$ | RECEIVER RESTART A $\mathrm{V}_{\text {IL }}$ resets the receiver section by clearing the status RDA, SCR, ROR, and RPE to $\mathrm{V}_{\text {OL }}$. The trailing edge of $\overline{\mathrm{RR}}\left(\mathrm{V}_{\text {IL }}\right.$ to $\left.\mathrm{V}_{\mathrm{IH}}\right)$ also puts the receiver in a bit transparent mode to search for a comparison, each bit time, between the contents of the Receiver Shift Register and the Receiver Sync Register. The number of data bits per character for the comparison is set by NDB1 and NDB2. After a compare is made SCR is set to $\mathrm{V}_{\mathrm{OH}}$, the sync character is transferred to the Receiver Output Register, and the receiver enters a word synchronous mode framing an input character each word time. <br> NOTE: Parity is not checked on the first sync character but is enabled for every succeeding character. |
| (39) | NDB1 | NUMBER DATA BITS The number of Data Bits per character are determined by NDB1 and NDB2. The number of data bits does not include the parity bit. <br> For character lengths less than 8 bits, unused inputs are ignored and unused outputs are held to $\mathrm{V}_{\mathrm{OL}}$. Data is always right justified with D0 and RD0 being the least significant bits. |
| (3) | NPB | NO PARITY BIT A $\mathrm{V}_{\text {IH }}$ eliminates generation of a parity bit in the transmitter and checking of parity in the receiver. With parity disabled, the RPE status bit is held at $\mathrm{V}_{\mathrm{OL}}$. |
| (4) | POE | PARITY ODD/EVEN A $\mathrm{V}_{\text {IH }}$ directs both the transmitter and receiver to operate with even parity. A V IL forces odd parity operation. NPB must be VIL for parity to be enabled. |
| (5) | CS | CONTROL STROBE A VIL loads the control inputs NDB1. NDB2. POE, and NPB into the Control Register. For static operation, $\overline{\mathrm{CS}}$ can be tied directly to ground. |

512 X 8 BIT
ERASABLE AND
ELECTRICALLY REPROGRAMMABLE READ ONLY MEMORY

## ADVANCED PRODUCT DESCRIPTION



## FEATURES

- On-Board Programmability
- Fast Access Time - 750 ns Max.
- High Speed Programming - Less than 1 Minute for all 4096 Bits
- Programmed with R/W, CS and VPROG Pins
- Completely TTL Compatible - Excluding the

V $_{\text {PROG }}$ Pin during Read or Write

- Ultraviolet Light Erasable -- Less than 10 Minutes
- Static Operation - No Clocks Required
- Three-State Data I/O
- Standard Power Supplies +5 V and -12 V
- Mature P-Chan Process


## FUNCTIONAL DESCRIPTION

The S5204A is a high speed, static, $512 \times 8$ bit, erasable and electrically programmable read only memory designed for use in bus-organized systems. Both input and output are TTL com-
patable during both read and write modes. Packaged in a 24 pin hermetically sealed dual in-line package the bit pattern can be erased by exposing the chip to an ultra-violet light source through the transparent lid, after which a new pattern can be written.

## TYPICAL APPLICATIONS

- ROM Program Debugging
- Code Translation
- Microprogramming
- Look-up Tables
- Random Logic Replacement
- Programmable Waveforms
- Character Generation
- Electronic Keyboards


## AMI 6800 Microcomputer Systems Support

## HARDWARE/SOFTWARE SUPPORT AIDS

The S6800 Microcomputer Family hardware is completely supported by an array of application program development software, various levels of hardware and software reference documentation, a software development station, and a hardware prototyping evaluation board. These comprehensive software and hardware aids have many advanced timesaving features that make the S6800 software/hardware support structure the most modern and convenient.

The Microprocessor Development Center is a complete self-contained S6800 microcomputer/keyboard/CRT, with a floppy disc. It provides the user with a complete, convenient, and economical hardware and software development facility. The MDC software includes an Assembler, Text Editor, and extensive Debug and Trace Package, and hardware Test Programs.

The EVK Series prototyping boards are fully functional microcomputers, with the MPU, ROM, RAM, and PROM memory, as well as I/O provisions on the board. The S 6800 bus extends to the edge connector, so that any amount of external I/O can be connected also. It has a resident operating system program stored in ROM and all PROM programming hardware is right on the board. This board can be used for circuit evaluation, PROM programming, or as a microprocessor board in low quantity systems.
Cross-Assembler. The AMI 6800 Cross-Assembler is designed to operate on large-scale computers and converts S6800 Assembly Language input statements into machine language for the purpose of generating application programs. It defines the form and syntax according to which the S6800 instruction set can be structured into statements and thus forms the backbone for the usage of the S6800 Microcomputer System. The Cross-Assembler contains many advanced programming features for convenience and efficiency.

- Full Macro Capability - a sequence of instructions and associated variable parameters can be designated by a symbolic label. The assembler will substitute the complete sequence for the label, wherever the label is called out.
- Conditional Assembly - when parts of a program are the same for different versions of the program, the conditional assembly feature can be used to instruct the assembler to automatically include only those parts needed for a particular version of the program.
- Relocatable Program Segments - the object code within a program segment is always defined with respect to the start of the segment, thus allowing the Linking Loader to assign actual memory addresses later. This gives maximum flexibility in final assembly.

The Cross-Assembler is available for computers supporting standard ANSI FORTRAN IV. For low-cost, high-speed program development, it is also written in SYSTEM 360/370 BAL and is available through timesharing networks, such as National CSS, Inc.

Linking Loader. - The Linking Loader is a program used to assign fixed memory locations to programs generated by the Cross-Assembler and thus structure the users program for a particular memory configuration. The Linking Loader is programmed to operate on the same (large-scale) computer as the CrossAssembler and is also available on timesharing networks (NCSS and others). It can be used to produce a listing of the external definitions and load map, and a program tape suitable for a prototype system hexadecimal loader or a PROM programmer. Alternatively, it can also generate memory image file for use by the AMI S6800 Simulator program described below.

Simulator. - The AMI S6800 Simulator program is a means by which the user can conveniently check out the operation of programs written for the S6800. It is a program that can be operated on a cross-computer (other than S 6800 ) and cause that computer to respond the same as a S 6800 would.

The simulator simulates all S6800 Microprocessorhardware. A complete set of commands is provided for loading and examining the simulated registers and memory, and for controlling the simulator.

## AMI 6800 Microcomputer Development Center

What is the AMI 6800 MDC? An intelligent standalone software development and hardware debugging station, serving completely the combined needs of the design engineer and the programmer. It consists of a S6800 based CRT/keyboard microcomputer terminal, a dual drive floppy disc memory, and an optional hard copy printer.

A program in development (or in operation) can be viewed on the CRT and edited on the keyboard. Program files can be assembled and stored in the floppy disk memory, under control of the disk memory operating system software. The modular bus oriented card cage in the CRT terminal provides versatile facilities for developing and testing 6800 hardware.


## CRT/Keyboard Terminal

- Capability for generating 256 unique ASCII input characters
- 12-inch diagonal CRT display - 25 lines of 80 characters
- 16 K bytes of user available RAM, expandable to 48 K
- Full cursor and editing controls
- Special function controls
- Peripheral interconnects


## Standard MDC Card Modules

- S6800 MPU Card
- EPROM/ROM Program Storage Card
- RAM Card
- Keyboard/Telecommunications Card
- Debug Card
- Peripheral Interface Card
- EPROM Programmer Card
- CRT Driver and Refresh RAM Cards


## Floppy Disk Memory

- IBM 3740 data format compatible
- Data storage capacity of 256,256 bytes per diskette
- Provides instant on-line access to over 500,000 bytes and virtually unlimited removable media storage
- Fully supported by FDOS-II Disk Operating and File Management System software
- Two full-sector buffers enable completely asynchronous data transfer at rates up to 500,000 bytes per second
- Diskettes available from AMI and multiple other sources


## Optional Matrix Printer

Completely self contained impact printer, 120 cps , sprocketfed, handles paper widths from 4 to $91 / 2$ inches. Can print original and four copies. Standard print format is 10 characters per inch horizontal, 6 lines per inch vertical. Buffered, $75,000 \mathrm{cps}$ parallel transfer, optional serial interfaces allow from 100 to 9600 baud serial transfer.

## MDC Hardware Capabilities

The AMI 6800 MDC is a multifunction development center that single-handedly satisfies your requirements for software development, hardware development, and prototype checkout. The MDC can also double as a standalone communications terminal, a general purpose data processing system, or as an incoming parts tester.

Software Development - write, debug and operate S6800 programs on the CRT terminal, using its internal RAM and the dual drive floppy disc for storage. The MDC comes with a full complement of support software, including the FDOSII Disk Operating and File Management System, a Text Editor, an Assembler, Debugger, Trace, Telecommunications and Utilities.

Hardware Development - breadboard such circuitry as interfaces or memories right on the MDC wirewrap prototyping board and plug into the CRT terminal card cage to operate with the MDC's S6800 based central processor in solving
development problems. Use the control panel type functions of the CRT terminal for single step, stop-on-address, display, alter, and other similar program operations. The bus oriented card cage, position interchangeable plug-in card modules, and an extender card provide the flexibility to make hardware development easy. There is also a complete keyboard controlled PROM programmer within the CRT terminal.

Prototype Checkout - with the advantages of a real-time test environment, rapid test program retrieval, single or multiple step execution, and hardware as well as software breakpoints, the checkout of prototype S6800 circuitry is easy and efficient.

Standalone Communications Terminal - the CRT terminal has both RS-232 and current loop interfaces, supported by telecommunications firmware, for operation as a general purpose standalone intelligent terminal.

## MDC Software Capabilities

The AMI 6800 MDC offers total facilities for rapidly developing applications and systems software. The entire MDC software system is at the user's instant disposal - a few simple keystrokes are needed to instantly access and execute any program. The FDOS-II disk based operating system provides complete system resource control to the programmer.
FDOS-II Disk Operating and File Management System contains a resident module for bootstrapping the floppy disk memory and for disk I/O handling. It also contains an exexutive that performs all of the disk memory command line interpretations, file management and operational functions of the dual disk system. In addition, there are utility I/O and EPROM programming routines in FDOS-II.
The Text Editor - program provides the means for rapidly creating, examining and modifying stored files. The total capability of MDC's Text Editor exceeds that of many large minicomputer systems, and includes such features as string searches and string substitutions.
The Symbolic Assembler - translates assembler language statements into executable machine language code. In conjunction with FDOS-II Operating and File Management System, assembling has been reduced to a series of simple operator keystrokes. Results of the assembly, automatically stored on disk, are immediately available for reference or execution.

MDC's Extensive Debug Program - effectively automates the functions of a computer control panel. Given control by simply pressing the DEBUG key or via program traps, Debug immediately responds with the display of machine and program status. Additional functions include:

> Register/data display and modification
> Instruction/subroutine step
> User definable debug macros
> Snapshot debug data of a running program
> Breakpoints (stop-on-address compare)
> Comment and header line displays

MDC's Trace Package - gives Debug the ability to display a trace of machine register contents, instruction mnemonics and operands before execution of any instruction or subroutine in the user's program. Microprocessor debugging has never been made easier.
MDC's Test Programs - are a set of self-test and diagnostics which verify that the hardware associated with the MDC is operating correctly. The programs are also helpful in isolating malfunctioning components. The program for testing the basic hardware is resident in EPROM and is activated by the keyboard TEST key.


## FUNCTIONAL DESCRIPTION

The EVK Series Prototyping Board is a single PCB, hardware/software prototyping system. It allows system development using a functionally compatible system and reduced development time. With this board, the basic 6800 family parts (S6800, S6810-1, S6820, S6830, S6834 and S6850) can be evaluated. It can also serve as a general purpose microcomputer for low volume systems to which the user can easily add I/O and memory. The $10^{1} 1^{\prime \prime} \times 12^{\prime \prime}$ card has two edge connectors, one for the MPU Bus and one for I/O. The EVK 300 is a fully assembled board, but the EVK 200 is in a kit form.

All of the S6800 microprocessor lines are available at the bus edge connector and are buffered to allow 40 mA of drive capacity for expanding the development system. The standard system clock is adjustable from 300 kHz to 1 MHz by using the potentiometers on the board. An optional 1 MHz crystal may be selected to control the accuracy for those applications requiring critical timings.

An on-board interval timer gives 1 ms and $100 \mu$ s timing marks for general use and for EPROM programming. Three types of DMA operation are possible using the Prototyping Board, Halt Processor, Cycle Steal or Multiplexing.

## MEMORY

Memory and $\mathrm{I} / \mathrm{O}$ addresses are assigned to the upper 8 K bytes of the available memory space. (See memory map for address assignments.) This gives the system developer the flexibility to use the remaining 56 K bytes as he wishes. All of the memory and I/O on the board may be disabled externally by an edge connector line called MEMORY DISABLE, leaving the MPU free to operate totally in an external memory.

The S6831 ROM contains the Prototype Operating Library (PROTO) and a ROM Subroutine Library (RS) ${ }^{3}$. The 2 K of EPROM locations may also be used for program verification.

The RAM is assigned to the upper 1 K of available memory space. The PROTO and (RS) ${ }^{3}$ programs require about 256 bytes of this RAM so the rest is available for general programming. With all restart vectors automatically assigned to the upper memory addresses, restart vectoring is forced from a set of 16 switches. This allows the restart address to be vectored to any memory location.

The RAM has further been divided into two 512 byte sections such that the upper 512 bytes remain fixed in the assigned address block and the lower 512 bytes are moveable through a switch selection option. 512 bytes of RAM are relocatable to the lowest address space to take advantage of the S6800's direct addressing mode. This is only recommended if no external memory is added. When adding external memory, it is advisable to use the RAM in the upper address space and the external memory as the low addresses.

ADDRESS ASSIGNMENT MEMORY MAP


## I/O

An S6850 ACIA is used to provide a 20 mA current loop interface to a TTY or RS232 terminal. A 20 mA current loop interface and an EIA RS232 interface are both available on the board. A bit rate generator allows operation using any of the standard communication frequencies (see table) so a large variety of terminal types can be used.

Three S6820 PIAs allow up to 58 I/O lines, giving flexibility in I/O through the parallel interfaces.

Communication Frequencies (baud)

| 50 | 600 |
| :--- | ---: |
| 75 | 1200 |
| 110 | 1800 |
| 134.5 | 2400 |
| 150 | 4800 |
| 200 | 9600 |
| 300 | 19.2 K |

## EPROM PROGRAMMING

Unique to the AMI 6800 Prototyping Board is the ability to program S6834 EPROMs ( $512 \times 8$ ) on the board. The programming software can program an EPROM from any memory location, RAM, ROM or EPROM. It can verify a word and, if desired, change a single bit in the EPROM, provided that the change is from LOW to HIGH.

## SOFTWARE

The Prototyping Board Software is comprised of a TTY Operating Program (PROTO) and is supported by a ROM Subroutine Library (RS) ${ }^{3}$. The PROTO program operates on the following commands:

L Load Memory from TTY paper tape
P Punch Memory to TTY paper tape
S Set Memory to a given value
D Display the contents of a memory location
G Go to a specific.address and begin program execution
R Print contents of MPU registers on the TTY
B Burn (program) an EPROM from Memory location indicated
V Verify the contents of an EPROM with a specified memory location
M Move a specific block of memory to a designated location
E Punch end of tape

## AN EXCLUSIVE BONUS - AMI 6800 TINY BASIC

-a high level interpretive language derived from the standard Dartmouth Basic. Furnished to EVK 300 users at no charge upon submittal of warranty registration.

AMI
PROTOTYPING KIT
AMERICAN MICROSYSTEMS, INC.


## FEATURES

- 2 K Bytes.ROM
- Totally Buffered MPU Lines
- 512 Bytes RAM
- Single +5V Power Supply
- TTY Current Loop Interface
- Restart Address Selection
- TTY Operating System Program
- PROTO and (RS) ${ }^{3}$


## FUNCTIONAL DESCRIPTION

The EVK 100 Prototyping Board is a kit for a single PCB, hardware/software prototyping system. It allows system development using a functionally compatible system and reduced development time. With this board, the basic 6800 family parts (S6800, S6810-1, S6820, S6830, S6834 and S6850) can be evaluated. It can also serve as a general purpose microcomputer for low volume systems to which the user can easily add I/O and memory. The $1012^{\prime \prime} \times 12^{\prime \prime}$ card has two edge connectors, one for the MPU Bus and one for I/O.

All of the $\mathbf{S} 6800$ microprocessor lines are available at the bus edge connector and are buffered to allow 40 mA of drive 3-64
capacity for expanding the development system. The standard system clock is adjustable from 300 kHz to 1 MHz by using the potentiometers on the board.

The EVK 99 is a minimum kit that includes the printed circuit board, the S6800 MPU, four S6810 RAMs ( 128 bytes each), one S6831 ROM, the S6820 Peripheral Interface Adapter, and the S6850 Asynchronous Communications Interface Adapter. The circuit board is identical to all other EVK Series boards and therefore allows expansion to any more complex EVK configuration.


## Communications and Interface Circuits

Data and Telecommunications Circuits

| Part No. | Description | Word <br> Length <br> (Bits) | Max. <br> Clock <br> Freq. <br> (KHz) | Input/ Output | Power Supply (V) | Process | Packages |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S1883 | Asynchronous Receiver/Transmitter | 5,6,7,8 | 200 | TTL | $-12, \pm 5$ | P-1 ${ }^{2}$ | S,P |
| S2350 | Synchronous Receiver/Transmitter | 5,6,7,8 | 500 | TTL | +5 | N-SiGate | S,P |
| S2559 | Digital Tone Generator | N/A | N/A | TTL-MOS | +3.5 to +13 | CMOS | P |
| S6850 | Asynchronous Receiver/Transmitter | 7,8 | 800 | TTL | +5 | N -SiGate | E,P |

## Remote Control Circuits

| Part No. | Description | No. of Control Functions | I/O Bits | Power <br> Supply (V) | Process | Packages |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S2600 | Remote Control Transmitter | $31(10$ dedicated) | 11 | +7 to +10 | CMOS | P |
| S2601 | Remote Control Receiver | $31(10$ dedicated) | 5 | +10 to +18 | P-1 2 | P |

TouchControl Interface Circuits

| Part No. | Description | Power Supply (V) | 1/0 | Power Dissip. (mW) | Process | Packages |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S9260/61 | 7-switch Interface | -13.5 to -18 | MOS/TTL | 200 | P-1 ${ }^{2}$ | P |
| S9262 | 14-switch Interface ${ }^{(3)}$ | -13.5 to -18 | MOS/TTL | 200 | P-I ${ }^{2}$ | P |
| S9263/64/65 | 16-switch Interface | -13.5 to -18 | MOS/TTL | 200 | P-I ${ }^{2}$ | P |
| S9266 | 32-switch Interface ${ }^{(3)}$ | -13.5 to -18 | MOS/TTL | 200 | P-I ${ }^{2}$ | P |
| TCK100 | TouchControl Demonstration Kit-a complete TouchControl switch panel with S9263 for demonstrating its use with LEDs and/or connecting to your logic circuitry. |  |  |  |  |  |



## THE TOUCHCONTROL CONCEPT

The S9260 series of MOS TouchControl interface circuits permit almost any control panel containing mechanical switches to be easily replaced by a flat-surface capacitive control panel providing superior styling, reliability, ease of cleaning, and safety. Connecting directly to a screened or etched pattern on the panel's reverse side, these MOS circuits provide outputs to drive a variety of logic systems from household appliances to industrial controls. All system functions are then selected by merely touching the flat conductive TouchControl "switch" areas that have been deposited on the panel's front surface in practically any configuration desired.

The S9260, S9261, S9263, S9264, and S9265 circuits provide an individual output for each of up to 16 TouchControl switches. For applications requiring more switches or encoded outputs, refer to AMI's S9262 and S9266, which can interface with up to 32 switches.

## TYPICAL APPLICATIONS

- Applicance Control Panels
- Home Entertainment Systems
- Power Tool Controls
- Television Sets
- Automotive Controls
- Telephones
- Games
- Fast Food Waterproof Keyboards
- Moisture Proofing
- Industrial Controllers
- Computer Terminals
- Keyboards
- Instrumentation
- $\quad 16$ to 1 Multiplexers
- Microprocessor Interface
- Vending Machines
- Cash Registers


## Future Products

## TELECOMMUNICATIONS CIRCUITS

Auto Dialer (S2560) - a CMOS dialer with BCD display output; operates directly from telephone line.
Tone Ringer (S2561) - a CMOS externally triggerable bell ringer simulator.


## FUNCTIONAL DESCRIPTION

The S1883 Universal Asynchronous Receiver Transmitter (UART) is a single chip MOS/LSI device that totally replaces the asynchronous parallel to serial and serial to parallel conversion logic required to interface a word parallel controller or data terminal to a bit serial communication network.
For asynchronous data transmission with a non-contiguous data bit stream, the UART automatically inserts a START bit preceding each character and under program control $1,1.5$, or 2 stop bits at the end of each character. To detect incoming characters in a noisy environment the UART employs a START bit detection network and allows errorless recovery of data with up to $42 \%$ distortion.
The UART will transmit or receive data characters of 5, 6, 7, or 8 bit length. Options allow the generation and checking of
odd, even parity or no parity. The odd or even parity bit is automatically added to the character length for transmission. The parity bit is removed, checked and an error flag set if incorrectly received.
The data or baud rate at the receiver input and transmitter output are determined independently by external clock inputs. The clock inputs must be 16 times the data rate required at the serial input and output. The independent clocks allow for either half or full duplex operation.

The UART provides a buffer register in both the transmitter and receiver to allow a full character time for responding to a received data ready or transmit data request signal. The UART generates a MARK signal if the transmit register is not loaded with a data character and also indicates an overflow error if two characters are received without a RDA input.

## TYPICAL APPLICATIONS

- Computer Peripherals
- Communication Concentrators
- Integrated Modems
- Industrial Data Transmission
- TTY Terminals
- Time Division Multiplexing


## ABSOLUTE MAXIMUM RATINGS

| Ambient Temperature Under Bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- |
| Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Positive Voltage on Any Pin with Respect to VSS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +3 Volt |
| Negative Voltage on Any Pin with Respect to VSS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -20.0 Volt |

NOTE: Stresses greater than those listed as Maximum Ratings may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operation section of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC (STATIC) CHARACTERISTICS $\quad \mathrm{T}_{\mathrm{A}}=0^{\circ}-+70^{\circ} \mathrm{C}, \mathrm{V}$ SS $=+5$ Volt $\pm 5 \%, \mathrm{~V}_{\mathrm{GG}}=-12$ Volt $\pm 5 \%$

| Symbol | Parameter | Min | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | VSS -1.0 | VSS +0.3 | Volt | Internal Pull-up |
| VIL | Input Low Voltage | $\mathrm{V}_{\mathrm{GG}}$ | 0.8 | Volt | Resistor Provided |
| ILI | Input Load Current |  | -1.2 | mamp | $\mathrm{V}_{\text {IN }}=0 \mathrm{Volt}$ |
| VOH | Output High Voltage | 2.4 |  | Volt | $\mathrm{I}_{\mathrm{OH}}=-100$ uamp |
| VOL | Output Low Voltage |  | . 4 | Volt | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{mamp}$ |
| $\mathrm{CIN}^{\text {I }}$ | Input Capacitance |  | 20 | pf | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ |
| Cout | Output Capacitance |  | 10 | pf | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {SS }}$ |
| ISS | VSS Supply Current |  | 30 | mamp | $\overline{\text { SWE }}=\overline{\mathrm{RDE}}=\mathrm{V}_{\text {IL }}$ |
| IGG | VGG Supply Current |  | 40 | mamp | ITTL Load |

AC (DYNAMIC) CHARȦCTERISTICS $\quad \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}-+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{SS}}=+5$ Volt $\pm 5 \% ; \mathrm{V}_{\mathrm{GG}}=-12$ Volt $\pm 5 \%$

| Symbol | Parameter | Min | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TCP, RCP | Clock Frequency | DC | 200 | KHz |  |
| Input Pulse Widths |  |  |  |  |  |
| PWTCP <br> PWRCP <br> PWCS <br> PWTDS <br> PWRST <br> PWSWE <br> PWRDA <br> PWRDE | Transmit Clock <br> Receive Clock <br> Control Strobe <br> Transmit Data Strobe <br> RESET <br> Status Word Enable <br> Reset Data Available <br> Recèive Data Enable | 2.5 <br> 2.5 <br> 250 <br> 250 <br> 1.0 <br> 500 <br> 500 <br> 250 |  | usec <br> usec <br> nsec <br> nsec <br> $\mu \mathrm{sec}$ <br> nsec <br> nsec <br> nsec | $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pf}$ <br> 1 TTL Load |
| Switching Characteristics |  |  |  |  |  |
| ${ }^{\mathrm{t}} \mathrm{CDS}$ <br> ${ }^{t} \mathrm{CDH}$ <br> tOE <br> tOD | Control Set Up Time Control Hold Time Output Enable Time Output Disable Time | $\begin{array}{r} 0 \\ 20 \end{array}$ | $\begin{aligned} & 500 \\ & 500 \end{aligned}$ | nsec <br> nsec <br> nsec <br> nsec | Figure 1 <br> Figure 1 |

## TIMING WAVEFORMS (Figure 1)



PIN DEFINITIONS
Pin Labe

## Function

| $(1)$ | $V_{S S}$ |
| :---: | :---: |
| $(2)$ | $V_{G G}$ |
| $(3)$ | $V_{D D}$ |
| $(21)$ | RESET |

+5 Volt $\pm 5 \%$
-12 Volt $\pm 5 \%$
(3) $\quad V_{D D}$

Ground
The transmitter status outputs TBMT and TEOC are set to $\mathrm{V}_{\mathrm{OH}}$ indicating the input transmitter buffer register is empty. The TSO output generates $\mathrm{VOH}_{\mathrm{OH}}$ or MARK until a valid data character has been loaded into the transmitter and valid data transmission begins. The receiver status output ODA, is reset to the VOL state.

| (38) | NDB1 | Number Data Bits/Character |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (37) | NDB2 | Number Data Bits/Character |  |  |  |  |
| (36) | NSB | Number Stop Bits |  |  |  |  |
|  |  | The bit length of each data character and the number of stop bits added to each transmitted character are defined by these three inputs. |  |  |  |  |
|  |  | The character word length does not include the parity bit and is common to both the transmitter and receiver if operating in the full duplex mode. |  |  |  |  |
|  |  | NSB | NDB2 | NDB1 | BITS/CHARACTER | STOP BITS |
|  |  | VIL | VIL | VIL | 5 | 1 |
|  |  | VIL | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | 6 | 1 |
|  |  | VIL | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IL }}$ | 7 | 1 |
|  |  | VIL | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | 8 | 1 |
|  |  | VIH | $\mathrm{V}_{\text {IL }}$ | VIL | 5 | 1.5 |
|  |  | $\mathrm{V}_{\text {IH }}$ | VIL | $\mathrm{V}_{\text {IH }}$ | 6 | 2 |
|  |  | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\mathrm{IH}}$ | VIL | 7 | 2 |
|  |  | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\mathrm{IH}}$ | 8 | 2 |
| (35) | NPB | NO PARITY BIT. A $\mathrm{V}_{\text {IH }}$ eliminates the PARITY bit from being transmitted causing the STOP bit(s) to immediately follow the last data bit. The receiver assumes the bit(s) following the last data bit to be STOP bits. The RPE output is also forced to a VOL condition. |  |  |  |  |
| (39) | POE | PARITY ODD/EVEN. If the NPB input is $\mathrm{V}_{\text {IL }}$, the parity mode is ODD if POE is $\mathrm{V}_{\text {IL }}$ and EVEN if POE is VIH. |  |  |  |  |
|  |  | The parity mode is the same for both the transmitter and receiver. |  |  |  |  |
| (3-) | CS | CONTROL STROBE. A VIH loads POE, NDB1, NDB2, NPB, NSB into the CONTROL HOLDING REGISTER. |  |  |  |  |
|  |  | To load the control inputs for static operation CS can be hard-wired to $\mathrm{V}_{\mathrm{IH}}$. |  |  |  |  |
| (26) | DB1 | TRANSMITTER DATA BITS. Input data on DB1-DB8 are strobed into the DATA INPUT HOLDING REGISTER by TDS |  |  |  |  |
| (27) | DB2 |  |  |  |  |  |
| (28) | DB3 | Input data is assumed right justified so DB1 is always the least significant bit and is the bit |  |  |  |  |
| (29) | DB4 |  |  |  |  |  |
| (30) | DB5. |  |  |  |  |  |

## Function

| Pin | Label | Function |
| :---: | :---: | :---: |
| $\begin{aligned} & (31) \\ & (32) \\ & (33) \end{aligned}$ | $\begin{aligned} & \text { DB66 } \\ & \text { DB7 } \\ & \text { DB8 } \end{aligned}$ | transmitted following the START bit. For data words less than eight bits, the unused bits are don't care inputs. |
| (23) | $\overline{\text { TDS }}$ | TRANSMITTER DATA STROBE. A $\mathrm{V}_{\text {IL }}$ enters data on the DB1-DB8 inputs into the INPUT HOLDING REGISTER. If the transmitter is in the idle state with both TBMT and TEOC at $\mathrm{V}_{\mathrm{OH}}$, the START bit will be generated on the first negative transition of the input clock TCP following the return of TDS to a $\mathrm{V}_{\mathrm{IH}}$ state. |
| (25) | TSO | TRANSMITTER SERIAL OUTPUT. Data entered on DB1-DB8 are serially transmitted on TSO. A START (SPACE) bit precedes each character. A PARITY bit, if selected, and the correct number of STOP bits follow the last valid data bit. <br> The TSO output is $\mathrm{V}_{\mathrm{OH}}$ (MARK) when a valid character is not being transmitted. |
| (22) | TBMT | TRANSMITTER BUFFER EMPTY. A $\mathrm{V}_{\mathrm{OH}}$ indicates the character in the INPUT HOLDING REGISTER has been transferred into the transmitter and a new character may be loaded into the INPUT HOLDING REGISTER. One complete character time (START BIT, DATA BITS, PARITY BIT, AND STOP BIT(S)) is available to load the next character. If a $\overline{\mathrm{TDS}}$ is not generated within the time alloted, the TSO output will go into an ide state of $V_{\text {OH }}$ or a MARK condition. TBMT will remain in the tri state mode unless SWE is a UZL. |
| (24) | TEOC | TRANSMITTER END OF CHARACTER. A $\mathrm{V}_{\mathrm{OL}}$ to $\mathrm{V}_{\mathrm{OH}}$ transition indicates the transmission of the character and stop bits have been completed. The $\mathrm{V}_{\mathrm{OH}}$ is maintained until the leading edge of the next START bit (MARK to SPACE transition) is generated. |
| (40) | тСР | TRANSMITTER CLOCK PULSE. The transmitter input clock must be 16 times faster than the desired baud rate at TSO. |
| (17) | RCP | RECEIVER CLOCK PULSE. The receiver input clock must be 16 times the baud rate of data received on RSI. |
| (20) | RSI | RECEIVER SERIAL INPUT. Serial input data is received on RSI at a baud rate $1 / 16$ th the rate of RCP. The $\mathrm{V}_{\text {IH }}$ to $\mathrm{V}_{\text {IL }}$ (MARK to SPACE) transition beginning each START bit synchronizes the receiver to the incoming data. Data is assumed to be received least significant bit first. |
| (12) | RD1 | RECEIVER DATA. Data outputs from the DATA OUTPUT HOLDING REGISTER are active only when RDE is a $\mathrm{V}_{\text {IL }}$. The eight data outputs are in a tri-state mode if $\overline{\mathrm{RDE}}$ is a $\mathrm{V}_{\text {IH }}$. Data is presented at the outputs right justified with RDI the least significant bit. For data word lengths less than 8 bits the unused bits will appear as $V_{\text {OL }}$. |
| (11) | RD2 |  |
| (10) | RD3 |  |
| (9) | RD4 |  |
| ( 8) | RD5 |  |
| (7) | RD6 |  |
| ( 6 ) | RD7 |  |
| ( 5 ) | RD8 |  |
| (4) | $\overline{\mathrm{RDE}}$ | RECEIVER DATA ENABLE. A $\mathrm{V}_{\text {IL }}$ enables data in the DATA OUTPUT HOLDING REGISTER to the RECEIVER DATA output pins. |
|  |  | For an output configuration not requiring a tri-state condition for RD1-RD8 the RDE input can be tied directly to ground enabling the data outputs at all times. |
| (19) | ODA | OUTPUT DATA AVAILABLE. A VOH indicates a complete character has been received and transferred to the DATA OUTPUT HOLDING REGISTER. The ODA output will be in the tri-state mode unless SWE is a $\mathrm{V}_{\text {IL }}$. |
|  |  | For contiguous data inputs on RSI data will remain in the holding register one character time before being lost. |
| (18) | $\overline{\mathrm{RDA}}$ | RESET DATA AVAILABLE. A $\mathrm{V}_{\text {IL }}$ resets the ODA to a $\mathrm{V}_{\mathrm{OL}}$. If ODA is not reset by $\overline{\text { RDA }}$ the ROR will be set when the next complete character is received and transferred to the dATA OUTPUT HOLDING REGISTER. |
| (15) | ROR | RECEIVER OVERRUN. A $\mathrm{V} O H$ indicates a second character has been received and transferred to the DATA OUTPUT HOLDING REGISTER without an intervening RDA. If the previously received character has not been unloaded from the register the next character will be loaded and the first character lost. ROR will remain in the tri-state mode unless SWE is a $V_{\text {IL }}$. |
| (14) | RFE | RECEIVER FRAMING ERROR. A VOH indicates a correct STOP bit was not received following the START bit and correct number of data bits. RFE will remain in the tri-state mode unless SWE is a $\mathrm{V}_{\text {IL }}$. |


| Pin | Label | Function |
| :---: | :---: | :---: |
| (13) | RPE | RECEIVER PARITY ERROR. A $\mathrm{V}_{\mathrm{OH}}$ indicates the accumulated parity on the received character does not compare with the parity mode set by POE. RPE will remain in the tri-state mode unless SWE is a VIL. |
| (16) | $\overline{\text { SWE }}$ | STATUS WORD ENABLE. A VIL enables the status outputs ODA, ROR, RFE, RPE and TBMT on the respective output lines. When $\overline{\mathrm{SWE}}$ is $\mathrm{V}_{\text {IH }}$ all status outputs are in the tri-state mode. |
|  |  | For output configurations not requiring a tri-state condition for the status outputs, $\overline{\mathrm{SWE}}$ may be tied directly to ground. |

## APPLICATION DATA

Asynchronous data communications is typified by low data rates, non-contiguous data messages, and a MARK condition on the line between characters. As a result, each data character must be framed for recognition by START and STOP bits. The S1883 UART provides all the logic required to provide a complete full-duplex (transmit and receive simultaneously) asynchronous communication channel for baud rates up to 9600 bps. Included in the S1883 capabilities are; automatic START and STOP bit generation and detection; PARITY generation and detection on variable length characters; tri-state outputs for data and status for data bus configurations, double buffering for less critical timing, and a receiver allowing acceptance of data with up to $42 \%$ distortion.

## RECEIVER OPERATION

Asynchronous communication line discipline dictates that each character, regardless of width, must be preceded by a START bit. The receiver input logic detects the $\mathrm{V}_{\text {IH }}$ to $\mathrm{V}_{\text {IL }}$ (MARK to SPACE) transition on the RSI line that is the leading edge of the START bit. For one half bit time after the leading edge, RSI is sampled for a VIL to insure a proper START bit was present. The following data bits are then clocked into the receiver in the center of each bit period. If RSI returns to the $\mathrm{V}_{\mathrm{IH}}$ condition before the mid-point of the START bit, the receiver returns to a search for a MARK to SPACE transition.

If at the time of transfer ODA has not been reset by a $\overline{\mathrm{RDA}}$, indicating the previous character has not been read, the ROR error flag is set to $\mathrm{VOH}_{\mathrm{OH}}$. The previous data character and status will be lost as the new character is loaded. One full character time is available, assuming contiguous data input at RSI, after ODA is set to read the output character. The data is available at the outputs RD1-RD8 right justified with RD1 the least
significant bit. For character widths less than 8 bits the unused outputs are forced to VOL.
For data bus configurations the output data and status are tri-state lines enabled by $\overline{\mathrm{RDE}}$ and $\overline{\mathrm{SWE}}$ respectively. For polled systems $\overline{S W E}$ can be strobed for detection of ODA and error conditions prior to reading data. For interrupt driven systems $\overline{\text { SWE }}$ can be tied directly to ground and ODA used as a data ready interrupt input. A minimum of one character time is available to test the remaining error status bits and input the data character. Typically the same signal can be used for $\overline{\mathrm{RDE}}$ and $\overline{\mathrm{RDA}}$.

## TRANSMITTER OPERATION

The transmit section of the S 1883 is reset to a MARK condition with $\mathrm{VOH}_{\mathrm{OH}}$ on TSO after receiving a pulse on RESET. Additionally, the transmitter is reset to a character request mode with TBMT and TEOC both at VOH . If the character format is not static, the word length NDB1 and NDB2, parity mode NPB and POE, and number of stop bits NSB should be strobed into the UART with CS.

If both the DATA INPUT HOLDING REGISTER and the TRANSMITTER SHIFT REGISTER are empty the transmitter is in the idle state with TSO, TBMT and TEOC all at $\mathrm{VOH}_{\mathrm{OH}}$. The START bit for a data character loaded with a $\overline{\text { TDS }}$ pulse during the idle state is generated at the first negative transition of the TCP following the trailing edge of $\overline{\mathrm{TDS}}$. TBMT goes to VOL with the first TDS. As soon as the character is transferred from the INPUT HOLDING REGISTER to the SHIFT REGISTER, TBMT returns to a $\mathrm{V}_{\mathrm{OH}}$ and a second character can be loaded. Each character is transmitted with a START bit and $1,1.5$ or 2 stop bits controlled by the respective inputs.
The TEOC is set to VOH after the generation of the last STOP bit indicating the complete character has been transmitted.

## TYPICAL DATA FORMAT




## FUNCTIONAL DESCRIPTION

The S2350 Universal Synchronous Receiver Transmitter (USRT) is a single chip MOS/LSI device that totally replaces the serial to parallel and parallel to serial conversion logic required to interface a word parallel controller or data terminal to a bit-serial, synchronous communication network.

The USRT consists of separate receiver and transmitter sections with independent clocks, data lines and status. Common with the transmitter and receiver are word length and parity mode. Data is transmitted and received in a NRZ format at a rate equal to the respective input clock frequency.

Data messages are transmitted as a contiguous character stream, bit synchronous with respect to a clock and character synchronous with respect to framing or "sync" characters initializing each message. The USRT receiver compares the contents of the internal Receiver Sync Register with the incoming data stream in a bit transparent mode. When a compare is made, the receiver becomes character synchronous for-
matting a $5,6,7$, or 8 bit character for output each character time. The receiver has an output buffer register allowing a full character time to transfer the data out. The receiver status outputs indicate received data available (RDA), receiver overrun (ROR), receive parity error (RPE) and sync character received (SCR). Status bits are available on individual output lines and can also be multiplexed onto the output data lines for bus organized systems. The data lines have tri-state outputs.

The USRT transmitter outputs $5,6,7$, or 8 bit characters with correct parity at the transmitter serial output (TSO). The transmitter is buffered to allow a full character time to respond to a transmitter buffer empty (TBMT) request for data. Data is transmitted in a NRZ format changing on the positive transition of the transmitter clock (TCP). The character in the transmitter fill register is inserted into the data message if a data character is not loaded into the transmitter after a TBMT request.


## FUNCTIONAL DESCRIPTION

The S6850 Asynchronous Communications Interface Adapter (ACIA) provides the data formatting and control to interface serial asynchronous data communications to bus organized systems such as the S6800 Microprocessing Unit.

The S6850 includes select enable, read/write, interrupt and bus interface logic to allow data transfer over an eight bit
bi-directional data bus. The parallel data of the bus system is serially transmitted and received by the asynchronous data interface, with proper formatting and error checking. The functional configuration of the ACIA is programmed via the data bus during system initialization. Word lengths, clock division ratios and transmit control through the Request to Send cutput may be programmed. For modem operation three control lines are provided. These lines allow the ACIA to interface directly with the S6860 0.600 bps digital modem.

REMOTE-CONTROL 2-CHIP SET

ADVANCED PRODUCT DESCRIPTION


FEATURES

- Small Parts Count - No Crystals Required
- Easily Used in LED or Ultrasonic Schemes
- Very Low Reception Error
- Low Power Drain by CMOS Transmitter
- $\quad 31$ Commands -5 -bit Output Bus
- 3 Analog (LP Filterable PWM) Outputs
- Muting (Analog Output Kill/Restore)
- Indexing Output - $2 \frac{1}{2} \mathrm{~Hz}$ Pulse Train
- Toggle Output (On/Off)
- Mask Programmable Codes


## FUNCTIONAL DESCRIPTION

The S2600/S2601 is a set of two LSI circuits which allows a complete system to be implemented for remote control of televisions, toys, etc.

The use of a synchronizing marker technique has eliminated the need for highly accurate frequencies generated by crystals. The S2600 Transmitter generates a 40 kHz carrier which it pulse-code-modulates with a message of 12 bits, each bit preceded by a synchronizing marker pulse.

Only bits 7 thru 11 contain command data; bits 1 and 12 denote sync and end-of-message, respectively; and bits 2 thru 6 constitute a fixed preamble which must be received correctly, or else the command bits are ignored. The 'S2601 Receiver produces an output only after two complete, consecutive, identical, 12 -bit transmissions. Marker pulses, preamble bits, and redundant transmissions, have given the S2600/S2601 system a very high immunity to noise, without a large number of discrete components.

## S2600 Transmitter

The S2600 is a CMOS device with an on-chip oscillator, 11 keyboard inputs, a keyboard encoder, a shift register, and some control logic. The oscillator requires only an external resistor and capacitor, and to conserve power, runs only during transmission. Keyboard inputs are active-low, and have internal pull-up resistors to VDD. When one keyboard input from the group A thru E is activated with one from the group F thru K, the keyboard encoder generates a 5 -bit code, as given in the table entitled "S2600/S2601 CODING," below. This code is loaded into the 13-bit shift register in parallel with the sync, preamble, and end bits.

The transmitter output is a 40 kHz square wave of $50 \%$ duty factor which has been pulse-code-modulated by (i.e., ANDed with) a signal having a recurring pattern, a bit frame of 3.2 millisecond duration. This bit frame is comprised of three signals: the Start signal which is 0.4 milliseconds of logic " 1 "; followed by the Data signal which is 1.2 milliseconds of the lowest-order shift register bit; followed by the Mark signal which is 1.6 milliseconds of logic " 0 " (except in the first bit frame where Mark = 1 to facilitate receiver synchronization).

The shift register is clocked once per bit frame, so that its 12 -bit message is transmitted once in 38.4 milliseconds. The minimum number of tranmissions that can occur is two, but if the keyboard inputs are active after the first 3.6 milliseconds
of any 12 -bit transmission, one more 12 -bit transmission will result. Transmissions are always complete, never truncated, regardless of the keyboard inputs.

## S2601 Receiver

The S2601 is a PMOS LSI device with an on-chip oscillator, five keyboard inputs, a 40 kHz signal input, and 11 outputs. The oscillator requires only an external $R$ and $C$. The five keyboard inputs are active-low with internal pull-up resistors to VSS; activation of any two causes one of 10 possible 5 -bit codes to be generated and fed to the outputs of the S 2601 , overriding any 40 kHz signal input.

Two counters, the signal counter and the local counter, are clocked respectively by the signal input and a 40 kHz signal from the local RC oscillator timing chain. A 40 kHz input lasting 3.2 milliseconds (i.e., an initial bit frame) causes the signal counter to overrun and reset both itself and the local counter. At specific intervals thereafter, the local counter generates pulses used to interrogate the contents of the signal counter. Resynchronization of the counters occurs every bit frame so that the interrogation yields valid data bits even if the transmitter oscillator frequency has deviated up to $\pm 24 \%$ with respect to the receiver oscillator frequency.

Decoded data bits from the next five bit frames following the initial synchronizing frame are compared with the fixed preamble code. The next five decoded bits, the command bits, are converted to a parallel format and are compared against the comand bits saved from the prior transmission. If they match, and if the preamble bits are correct, the command bits are gated to the receiver outputs. However, a mismatch causes the receiver outputs to be immediately disabled, and the new command bits are saved for comparison against the command bits from the next 12 -bit transmission. In the case where 2 identical, proper, 12 -bit transmissions are immediately followed either by transmissions with erroneous preamble codes or by nothing, the receiver outputs will be activated during the end-frame of the second transmission, and will be disabled 45 milliseconds thereafter. In the rest (disabled) state the five Binary Outputs are at a " 1 " logic level; when not in the rest state, one or more of the open-sourced output transistors will conduct to VDD. The Data Valid output is low during the rest state, and high whenever data is present at the Binary Outputs.

The S2601 has five other outputs: Pulse Train, On/Off, Analog A, Analog B, and Analog C. The states of these outputs

## S2601 Receiver (Continued)

are controlled by the 10 particular Binary Output codes which the receiver Keyboard Inputs can cause to be generated. The Pulse Train output provides a 2.44 Hz square wave ( $50 \%$ duty factor) whenever 11011 appears at the Binary Outputs, but otherwise it remains at a logic " 0 ". This pulse train can be used for indexing, e.g., for stepping a TV channel selector.

The On/Off ("mains") output changes state each time 01111 appears at the Binary Outputs. In TV applications the On/Off output is most often used to kill and restore the main power supply.

Analog Outputs $\mathrm{A}, \mathrm{B}$, and C are 10 kHz pulse trains whose duty factors are independently controllable. With a simple low-pass filter each of these outputs can provide 64 distinct DC levels suitable for control of volume, color saturation, brightness, motor speed, etc. Each Analog Output increases its duty factor in response to a particular Binary

Output code and decreases its duty factor in response to another code -6 codes in all. The entire range of $0 \%$ to $100 \%$ duty factor can be traversed in 6.6 seconds. All three Analog Outputs are set to $50 \%$ duty factor whenever 01011 appears at the Binary Outputs. Analog A is mutable; 01100 sets it to $0 \%$ duty factor. If 01100 then disappears and reappears, the original duty factor is restored. This of course implements the TV "sound killer" feature.

The S2601 has an on-chip power-on reset (POR) circuit which sets the Pulse Train and On/Off Outputs to " 0 ," sets the Analog Outputs at $50 \%$ duty factor, and insures that Analog $\mathbf{A}$ is muted. No external components are required to implement POR, but a POR input has been provided for applications where externally controlled reset is desirable, e.g., where the power supply voltage rise time is extremely slow. The POR input has an internal resistor pull-up to VSS; pulling it low causes a reset.


MESSAGE FRAME FORMAT

S2600/S2601 CODING

| $\begin{aligned} & \hline \text { TRANSMITTER } \\ & \text { KEYBOARD } \\ & \text { INPUT PINS } \\ & \text { TIED TO VSS } \end{aligned}$ | RECEIVER KEYBOARD INPUT PINS TIED TO $\mathrm{V}_{\mathrm{DD}}$ (See Note 1) | $\begin{aligned} & \hline \text { RESULTING } \\ & \text { RECEIVER } \\ & \text { BINARY } \\ & \text { OUTPUTS } \\ & 1 \quad 2 \quad 3 \\ & \hline \end{aligned}$ |  |  | 4 | 5 | RECEIVER DEDICATED FUNCTIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AB | - | 0 | 0 | 0 | 0 | 0 |  |
| EK | - | 0 | 0 | 0 | 0 | 1 |  |
| EJ | - | 0 | 0 | 0 | 1 | 0 |  |
| EH | $\overline{B C}$ | 0 | 0 | 1 | 0 | 0 | Increase Analog C pulse width |
| EG | - | 0 | 0 | 1 | 0 | 1 |  |
| EF | - | 0 | 0 | 1 | 1 | 0 |  |
| DK | AE | 0 | 0 | 1 | 1 | 1 | Decrease Analog B pulse width |
| DJ |  | 0 | 1 | 0 | 0 | 0 |  |
| Di | - | 0 | 1 | 0 | 0 | 1 |  |
| DH | - | 0 | 1 | 0 | 1 | 0 |  |
| DG | DE |  | 1 | 0 | 1 | 1 | RESET Analog (see Note 2) |
| DF | CE | 0 | 1 | 1 | 0 | 0 | MUTS (see Note 3) |
| CK | - | 0 | 1 | 1 | 0 1 | 0 |  |
| $\mathrm{Cl}^{\text {c }}$ | CD | 0 | 1 | 1 | 1 | 1 | Toggle On/Off Output |
| CH | - | 1 | 0 | 0 | 0 | 0 | Toggle On/Ot Output |
| CG | - | 1 | 0 | 0 | 0 | 1 |  |
| CF | - | 1 | 0 | 0 | 1 | 0 |  |
| BK | AD | , | 0 | 0 | 1 |  | Increase Analog B pulse width |
| BJ | BD | 1 | 0 | 1 | 0 | 0 | Decrease Analog C pulse width |
| ${ }^{\text {BI }}$ | - | 1 | 0 | 1 | 0 | 1 |  |
| BH | AB | 1 | 0 | 1 | 1 | 0 |  |
| BG | AB | 1 | 0 1 | 1 | 1 | 1 | Increase Analog A pulse width |
| AK | - | 1 | 1 | 0 | 0 | 1 |  |
| AJ | - | 1 | 1 | 0 | 1 |  |  |
| AI | BE | 1 | 1 | 0 | 1 | 1 | Activate Pulse Train Output |
| AH | - | 1 | 1. | 1 | 0 | 0 |  |
| AF | $\overline{A C}$ | 1 | 1 | 1 | 1 | 0 | Decrease Analog A pulse width |
| - | - | 1 | 1 | 1 | 1 | 1 | Rest State |

Notes: 1. Receiver keyboard inputs override any ultrasonic input.
2. Sets Analog A, B, and C waveforms to 50\% Duty Factor.
3. First operation sets Analog A to 0\% Duty Factor; second operation restores former Analog A Duty Factor.

## ELECTRICAL SPECIFICATIONS - S2600 TRANSMITTER

All voltages measured with respect to VSS.

## ABSOLUTE MAXIMUM RATINGS

| Operating ambient temperature $\mathrm{T}_{\mathrm{A}}$ | 0 to $+70^{\circ} \mathrm{C}$ | Positive voltage on any pin | +12 V |
| :--- | :--- | :--- | :--- |
| Storage temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Negative voltage on any pin | -0.3 V |

## ELECTRICAL CHARACTERISTICS

Unless otherwise noted, $\mathrm{VDD}=8.5 \pm 1.5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=0$ to $+70^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| f0 | Oscillator frequency |  | 640 |  | kHz | $\mathrm{R}_{\mathrm{OSC}}=12 \mathrm{~K}, \mathrm{COSC}=100 \mathrm{pF}$ |
| $\Delta \mathrm{f}_{0} / \mathrm{f} 0$ | Frequency deviation | -10 |  | $+10$ | \% | Fixed Rosc, Cosc, VDD |
| IDD | Supply current |  |  | 2 | mA | During transmission |
| $\mathrm{V}_{\text {IH }}$ | Input " 1 " threshold | 25 | 50 |  | \%VDD |  |
| VIL | Input "0" threshold |  | 50 | 75 | \%VDD |  |
| IIL | Input source current | 50 |  | 200 | $\mu \mathrm{A}$ | $@ V_{\text {I }}=0 \mathrm{~V}$ |
| IOH | Output source current | 1 | 1.5 |  | mA | $@ V_{0}=V_{D D}-3 V$ |
| IOL | Output sink current | - . 2 | -. 5 |  | mA | $@ V_{0}=+0.5 \mathrm{~V}$ |

## ELECTRICAL SPECIFICATIONS - S2601 RECEIVER

All voltages measured with respect to VDD.

## ABSOLUTE MAXIMUM RATINGS

|  |  |  |  |
| :--- | ---: | ---: | ---: |
| Operating ambient temperature $\mathrm{T}_{\mathrm{A}}$ | 0 to $+70^{\circ} \mathrm{C}$ | Positive voltage on any pin | VSS +0.3 V |
| Storage temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Negative voltage on any pin | VSS -22 V |
| VSS power supply voltage | +22 V |  |  |

## ELECTRICAL CHARACTERISTICS

Unless otherwise noted, $\mathrm{V}_{\mathrm{SS}}=14 \pm 4 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=0$ to $+70^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| f0 <br> $\Delta \mathrm{fo} / \mathrm{f} 0$ <br> ISS | Oscillator frequency Frequency deviation Supply current | -10 | $\begin{aligned} & 640 \\ & 14 \end{aligned}$ | $\begin{gathered} +10 \\ 20 \end{gathered}$ | $\begin{gathered} \mathrm{kHz} \\ \% \\ \mathrm{~mA} \end{gathered}$ | $\mathrm{R} \mathrm{OSC}=71 \mathrm{~K}, \mathrm{COSC}=25 \mathrm{pF}$ <br> Fixed ROSC, COSC, VSS <br> No loads |
| Signal Input: |  |  |  |  |  |  |
| $\begin{aligned} & \hline \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}} \end{aligned}$ | " 1 " threshold <br> " 0 " threshold <br> Voltage hysteresis | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 70 \\ & 45 \end{aligned}$ | $85$ $55$ | \%VSS <br> \%VSS <br> \%VSS |  |
| Keyboard and POR Inputs: |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ <br> VIL <br> IIL | " 1 " voltage <br> " 0 " voltage <br> Source current <br> Debounce delay <br> (Keyboard inputs only) | $\begin{gathered} \hline .5 \\ 50 \\ 1.45 \end{gathered}$ | $\begin{aligned} & 1.3 \\ & 1.3 \end{aligned}$ | $\begin{gathered} 5.5 \\ 500 \\ 2.2 \end{gathered}$ | $\begin{gathered} \hline \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mathrm{msec} \end{gathered}$ | $@ \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\text {SS }}-10 \mathrm{~V}$ |
| Binary Outputs (open source): |  |  |  |  |  |  |
| IOL | Sink current Duration | $\begin{gathered} -.5 \\ 34.9 \end{gathered}$ | -. 75 |  | mA <br> msec | $\begin{aligned} & @ V_{0}=V_{S S}-7 V \\ & f_{0}=\operatorname{Min} \end{aligned}$ |
| Analog Outputs (open drain): |  |  |  |  |  |  |
| IOH | Source current | 1 | 1.2 |  | mA | $@ \mathrm{~V}_{0}=\mathrm{V}_{\text {SS }}-1 \mathrm{~V}$ |
| Data Valid, Pulse Train, and On/Off Outputs: |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{IOH} \\ & \mathrm{I}_{\mathrm{OL}} \\ & \mathrm{t}_{\mathrm{r}} \\ & \mathrm{t}_{\mathrm{f}} \end{aligned}$ | Source current <br> Sink current <br> Risetime (. $1 \mathrm{~V}_{\mathrm{SS}}$ to $.9 \mathrm{~V}_{\mathrm{SS}}$ ) <br> Falltime ( $.9 \mathrm{~V}_{\mathrm{SS}}$ to $.1 \mathrm{~V}_{\mathrm{SS}}$ ) | $\begin{gathered} 1 \\ -40 \end{gathered}$ | $\begin{array}{r} 1.5 \\ -50 \end{array}$ | 5 5 | mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{sec}$ <br> $\mu \mathrm{sec}$ | $\begin{aligned} & @ V_{0}=\mathrm{V}_{\mathrm{SS}}-2 \mathrm{~V} \\ & @ \mathrm{~V}_{0}=.7 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}={ }^{\infty}, \mathrm{C}_{\mathrm{L}}<50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}={ }^{\infty}, \mathrm{C}_{\mathrm{L}}<50 \mathrm{pF} \end{aligned}$ |



S2600 TRANSMITTER


S2601 RECEIVER


PACKAGE 1C - 22 PIN PLASTIC

MULTIPLEXED<br>TOUCHCONTROL INTERFACE

AMERICAN MICROSYSTEMS, INC.

ADVANCED PRODUCT DESCRIPTION


## FUNCTIONAL DESCRIPTION

Fabricated with P-channel ion implanted MOS/LSI technology, AMI TouchControl integrated circuits* are designed to interface with a variety of touch panel switches and provide a high degree of flexibility in the selection of touch panel materials, layout of touch pad configurations, and design of switching functions. These parts are designed to address an array of TouchControl switches in either a $2 \times 7$ matrix (S9262) or a $2 \times 16$ matrix ( S 9266 ) to interface with a total of
either 14 or 32 switches. The outputs are binary encoded for easy interfacing with microprocessors or TTL, CMOS or MOS logic.

Both momentary and "push on - push off" (toggle) switching operations are available on AMI TouchControl circuits and are electrically selected by the logic level of the $\mathrm{M} / \mathrm{T}$ input pin. To ensure reliable switch action, a built in delay is incorporated in all circuits requiring a minimum touch time for switch response.

ABSOLUTE MAXIMUM RATINGS

| Voltage on any pin except EXT |  | Operating temperature range: | $0^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- | :--- |
| relative to $\mathrm{V}_{\text {SS }}:$ | +0.3 V to -20 V | Storage temperature (Ambient) | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Voltage on EXT pin relative to $\mathrm{V}_{\text {SS }}:$ | +0.3 V to -27 V |  |  |

*For non-multiplexed TouchControl circuits see AMI S9260, S9261, S9263, S9264, S9265

## ELECTRICAL CHARACTERISTICS



## OPERATION

Device operation can be understood by referring to Figure 1, depicting a typical application of the S9266. Each of the 32 pairs of series capacitors labeled S1-S32 is one touch switch located on a TouchControl panel constructed of glass, printed circuit board, epoxy, or other dielectric material. (For details on touch panel configuration and operation, see the TouchControl application note included in this APD.) In each capacitor pair, the two common plates represent the conductive area on the control panel surface that is to be touched. The other two plates are formed by two conductive surfaces parallel to the touched surface and located directly under it on the reverse side of the panel. Referring again to Figure 1, the S9266 generates a clock signal on output SC 1 and a similar signal on output SC2. The SC1 clock output is connected to the common conductors of 16 of the 32 touch switches; the SC2 clock connects to the remaining 16 switches. For each touch switch the clock signal passes through the two series capacitors and is detected in the MOS circuit. When a panel switch surface is touched, the signal level into the chip diminishes, and the onchip differential amplifier senses the change and performs the appropriate switching function.

## I INPUTS

Inputs from the touch switch pads to the TouchControl circuit are labeled 10 through I15 (S9266), or I0 through I6 (S9262). The I inputs in conjunction with SC1 and SC2 outputs form a touch switch matrix of $2 \times 16$ or $2 \times 7$, respectively. In both these parts the outputs are binary coded and will be described later.

## RC INPUT

A resistor connected to $V_{D D}$ and a capacitor connected to $V_{S S}$ are connected to the RC input pin to establish the onchip clock frequency that controls the rate of multiplexing and the touch switch delay time. Nominal values for these components are suggested in Figure 1, but they may be varied to change clock frequency over a range of 50 kHz to 100 kHz .

## REF INPUT

In order to allow flexibility in the choice of TouchControl panel materials, switch layout, and switch size, AMI TouchControl inputs have been designed to detect a differential change rather than an absolute change in level. To obtain a reference level, two resistors are connected to input REF, one connected to input REF, one connected to VSS and the other to VDD.

## $V_{B B}$ SUPPLY

The sources of all output devices (both " $O$ " and " $B$ " outputs) are common and connected to pin $V_{B B}$. This allows TTL compatibility as shown in Figure 1, as well as the ability to drive higher level signals. For instance, if $\mathrm{V}_{\mathrm{SS}}=0$ volts, $\mathrm{V}_{\mathrm{DD}}=$ -16 volts, and $V_{B B}=V_{S S}$, then active outputs would drive a load connected to $\mathrm{V}_{\mathrm{DD}}$ towards $\mathrm{V}_{\mathrm{SS}}$.

## M/T INPUT

The $\mathrm{M} / \mathrm{T}$ input pin selects the mode of switch operation, either momentary or toggle. Applying $\mathrm{V}_{\mathrm{SS}}$ to the $\mathrm{M} / \mathrm{T}$ pin selects momentary operation in which appropriate outputs are active only for the duration of touching a switch. In this mode, no output is active when no switch is touched. A $V_{D D}$ level applied to $\mathrm{M} / \mathrm{T}$ causes the circuit to operate in the toggle mode for "push-on, push-off" operation. Subsequent activation of the switch will toggle the corresponding output on and off alternately. It should be noted that each input should be cleared to the off state before selecting a new input to obtain meaningful data from the binary outputs. To reset all outputs when the toggle mode is selected, a pulse of $V_{S S}$ level may be applied to the $\mathrm{M} / \mathrm{T}$ input.

## SC1 and SC2 OUTPUTS

The S9262 and S9266 have multiplexed inputs, using $2 \times 7$ and $2 \times 16$ matrices, respectively, to provide 14 and 32 input states. Clock signals SC1 and SC2 are used along with the " $I$ " inputs to form these matrices as connected in the schematic of Figure 1.

## 0 OUTPUTS

Each output pin labeled " $O$ " corresponds to an input pin labeled " $I$ ". Whenever an input is selected, the output becomes active and will drive an external load toward supply voltage $\mathrm{V}_{\mathrm{BB}}$. This is true for momentary operation only; toggle operation is described in the section labeled " $\mathrm{M} / \mathrm{T}$ input." When " $O$ " outputs are not active, they are high impedance open drain.

## B AND AK OUTPUTS

The S 9262 has four and the S 9266 has five outputs labeled "B." These supply a binary code relating to the state of the inputs. Fourteen unique states are available on S9262 and thirty-two on S9266. The output configuration is identical to the "O" outputs. An extra output labeled AK is available on the S9266 and is active whenever any key is selected.


TYPICAL VALUES:
$\mathrm{R} 1=100 \mathrm{~K} \Omega \mathrm{~V}_{\mathrm{SS}}=+5$ volts $\mathrm{R} 2=30 \mathrm{~K} \Omega \mathrm{~V}_{\mathrm{SS}}=0$ volts R3 $=91 \mathrm{~K} \Omega \mathrm{~V}_{\mathrm{SS}}=-12$ volts $\mathrm{C} 1=220 \mathrm{pF}$

FIGURE 1. 32 SWITCH APPLICATION USING S9266


FIGURE 2. 14 SWITCH APPLICATION USING S9262

TABLE 1. OUTPUT ENCODING
$\left(\mathrm{V}_{\mathrm{BB}}=0\right.$ VOLTS $)$

## $\overline{E N A}$ INPUT

Available on the S9266, the $\overline{\mathrm{ENA}}$ input allows the outputs to be bussed and may be gated off by application of a logic 1 level. VSS applied to the input enables all five outputs and AK.

## EXT

The EXT pin is available on the S9266 and is used to supply a higher clock voltage to the TouchControl panel whenever that may be necessitated by smaller touch switch size. When the higher clock voltage level for SC1 and SC2 is not required, this pin should be connected to VDD.

| SCAN OUTPUT | TOUCHED INPUT | "B" OUTPUTS | "0" OUTPUTS | $\begin{gathered} \text { AK } \\ \text { OUTPUT } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
|  |  | B0 B1 B2 B3 B4 | 00010203040506 |  |
| SCl | 10 | 00000 | 100000000 | 1 |
| SCl | 11 | 10000 | $\begin{array}{lllllll}0 & 1 & 0 & 0 & 0 & 0 & 0\end{array}$ | , |
| SCl | 12 | 011000 | $\begin{array}{lllllll}0 & 0 & 1 & 0 & 0 & 0 & 0\end{array}$ | 1 |
| SCI | 13 | 11000 | 0000010000 | 1 |
| SCI | 14 | 00100 | $\begin{array}{lllllll}0 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ | 1 |
| SCI | 15 | 10100 | $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 1 & 0\end{array}$ | 1 |
| SCl | 16 | 01100 | 0000000001 | 1 |
| SCl | 17 | 11100 | 0000000000 | 1 |
| SCI | 18 | 000010 | 0000000000 | 1 |
| SCI | 19 | 10010 | 0000000000 | 1 |
| SCI | 110 | 011010 | 0000000000 | 1 |
| SC1 | 111 | 11010 | 000000000 | 1 |
| SC1 | 112 | 000110 | 0000000000 | 1 |
| SCI | 113 | 100110 | 0000000000 | 1 |
| SCl | 114 | 01110 | 000000000 | 1 |
| SCl | 115 | 11110 | 0000000000 | 1 |
| SC2 | 10 | 000001 | 0000000000 | 1 |
| SC2 | 11 | 100001 | 0000000000 | 1 |
| SC2 | 12 | 011001 | 0000000000 | 1 |
| SC2 | 13 | 110001 | 000000000 | 1 |
| SC2 | 14 | 00101 | 0000000000 | 1 |
| SC2 | 15 | 10101 | 000000000 | 1 |
| SC2 | 16 | 011101 | $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$ | 1 |
| SC2 | 17 | 11101 | 000000000 | 1 |
| SC2 | 18 | $\begin{array}{llllll}0 & 0 & 0 & 1\end{array}$ | $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$ | 1 |
| SC2 | 19 | 100011 | $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$ | 1 |
| SC2 | 110 | 011011 | $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$ | 1 |
| SC2 | 111 | 110011 | 000000000 | 1 |
| SC2 | 112 |  | $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$ | 1 |
| SC2 | 113 | $1 \begin{array}{lllll}1 & 0 & 1 & 1 & 1\end{array}$ | 000000000 |  |
| SC2 | 114 | $\begin{array}{llllll}0 & 1 & 1 & 1 & 1\end{array}$ | $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$ | 1 |
| SC2 | 115 | 11111 | 000000000 | 1 |
| - | None | 11.111 | 00000000 | 0 |

## TOUCHCONTROL APPLICATION NOTES

## PANEL CONSTRUCTION

A TouchControl switch panel consists of a single sheet of a rigid material with conductive surfaces applied on both sides as shown in Figure 3.

A number of materials may be used for touch panels, the selection of the material most suited for a particular application being dependent on such things as durability, appearance, ease of assembly, cost, and dielectric constant of the material.

Regardless of the selected panel material, a touch switch is formed by applying a single conductive surface to its front surface with two other conductive surfaces applied directly in line on the reverse side of the panel. Figure 3 shows three views of a typical touch panel containing two TouchControl switches. On switch one, conductive surface $\mathbf{A}$ is applied to the front of the panel and is the surface to be touched to effect a switch closure. Surfaces B and C are applied directly in line with A on the opposite side of the panel. A should cover completely and may overlap surfaces B and C.



ELECTRICALLY EQUIVALENT SCHEMATIC

FIGURE 3. CONSTRUCTION OF A TWO SWITCH TOUCHCONTROL PANEL WITH EQUIVALENT ELECTRICAL CIRCUIT.

The application of the conductive surfaces depends on selection of the panel materials. If glass is used, for example, it is common to apply a coating of tin oxide, which is then fired on for durability; rear surface conductors may be screened on with a conductive ink. Touch panels may be made more simply from double-sided printed circuit boards in which the conductive TouchControl surfaces are created by standard etching. For breadboarding purposes, a number of conductive tapes and paints are available and may be applied to a variety of touch panel materials.

## ELECTRICAL OPERATION

The three conductive surfaces in a TouchControl switch combine to form two capacitors connected in series, as shown in the schematic diagram of Figure 3. An AC signal generated in the MOS circuit is applied to the rear conductive surface labeled C. This signal is coupled through to surface A by the capacitor formed by $\mathbf{C}$ and A . The signal is then coupled to surface B by the capacitor formed by A and B and applied to one of the inputs of the MOS circuit, which detects the signal's presence. When surface A is touched, the amplitude of the signal is significantly decreased because of body capacitance. This is sensed by the MOS circuit, and the appropriate switching function is performed.

## TOUCH SWITCH LAYOUT GUIDELINES

AMI TouchControl circuits have been designed to interface with a variety of touch switch configurations. However, there are several guidelines that must be observed to insure a satisfactory TouchControl system.

The size of a TouchControl switch is dependent on the amount of capacitance needed to couple the clock signal to the " $I$ " inputs of the MOS circuits. Because the input capacitance associated with the circuit input is typically five picofarads, it is advisable that each of the two series capacitors formed by the three conductive TouchControl panel surfaces be no less than seven picofarads. Since the capacitance in picofarads can be calculated by $\mathbf{C}=0.22 \in \mathrm{~A} \div \mathrm{d}$, where $\in$ is the
dielectric constant, A is area, and d is the material's thickness, it is apparent that minimum switch size is dependent on the thickness and dielectric constant of the panel material. If, for example, the panel is made from $1 / 8^{\prime \prime}$ thick glass with a dielectric constant of 8 , then the minimum area of each of the two rear surface conductors is 0.5 sq . inches. Since the touch surface must cover the entire area of the two rear conductors, it must, then, be at least 1.0 sq. inch. It is desirable to separate the two rear-surface conductors by at least 0.125 inches, so the touch surface would be somewhat larger than 1.0 sq. inch. Higher capacitance, and thus, smaller touch switches, can be obtained by using epoxy printed circuit material; though the dielectric constant is lower (around 5.0) the thickness can be decreased substantially.

## CIRCUIT TO PANEL CONNECTIONS

There are a number of ways to make the necessary connections between TouchControl circuits and panels. A simple approach is to use a printed circuit board for the touch panel. In this case, the connections to the circuit are made by the etched copper pattern. In laying out a printed circuit, it is important to keep the copper traces running to the individual touch pads separated from each other as much as possible. In most instances a minimum spacing of $0.125^{\prime \prime}$ between traces is acceptable, though wider spacing might be necessary in cases where traces will run parallel to each other for distances of over six inches. It is also important to keep the clock output (SC1) at least 0.75 inches away from any input trace. These spacing requirements are guidelines to be followed regardless of the touch panel material.

With glass touch panels, a simple method for breadboarding systems is to fasten individual wires onto the conductive surfaces with a conductive epoxy. For production situations, it is possible to locate the electronic circuitry on a separate printed circuit board. Contact to the glass touch panel can be made through spring contacts mounted in the appropriate locations on the circuit board. An alternate approach is to route the traces on the glass to an edge of the glass, making connection through an edge connector, keeping in mind the spacing requirements between traces.

ADVANCED PRODUCT DESCRIPTION


## FUNCTIONAL DESCRIPTION

Fabricated with P-channel ion implanted MOS/LSI technology, the S 9260 family* of TouchControl integrated circuits has been designed to interface with a variety of touch panel switches and provide a high degree of flexibility in the selection of touch panel materials, layout of touch pad configurations, and design of switching functions. These circuits can interface directly with either seven TouchControl switches (22 lead versions) or sixteen TouchControl switches (40 lead ver-
sions). For each TouchControl switch input there is a corresponding output that may be used to interface with various logic families such as CMOS or TTL.

Both momentary and "push on - push off" (toggle) switching operations are available on all AMI TouchControl circuits and are electrically selected by the logic levels of one input pin. To ensure reliable switch action, a built-in delay is incorporated in all circuits requiring a minimum touch time for switch response.

## ABSOLUTE MAXIMUM RATINGS

| Voltage on any pin relative to $\mathrm{V}_{\mathrm{SS}}:$ <br> Operating temperature range: | +0.3 V to -20 V <br> $0^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$ | Storage temperature (Ambient) | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | ---: | :--- | ---: |

*FOR MULTIPLEXED TOUCHCONTROL CIRCUITS SEE AMI S9262 and S9266.

## ELECTRICAL CHARACTERISTICS

$\left(0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<50^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=-13.5 \mathrm{~V}\right.$ to -18.0 V unless otherwise specified. $)$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input logic 0 level - all except "I" inputs. | + 0.3 | 0 | -1.5 | Volts | Note: $\mathrm{M} / \mathrm{T}$ input is internally pulled up to $V_{S S}$ |
| $\mathrm{V}_{\text {IH }}$ | Input logic 1 level - all except "I" inputs | - 10.0 | - 12.0 | -18.0 | Volts |  |
| $\mathrm{frc}_{\text {R }}$ | Internal oscillator frequency measured at RC input. | 50 |  | 100 | kHz |  |
| $\begin{aligned} & \mathrm{T}_{\mathrm{S}} \\ & \mathrm{~T}_{\mathrm{R} \cdot \mathrm{ST}} \end{aligned}$ | Switch delay time <br> Time to reset all latches using $\mathrm{M} / \mathrm{T}$ input. | 50 | 100 | 200 | msec msec | Frequency measured at RC Input $=50 \mathrm{kHz}$ |
| $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{~V}_{\mathrm{OH}} \end{aligned}$ | Output low voltage Output high voltage | $\mathrm{v}_{\text {S }}$ |  | $\begin{gathered} -1.0 \\ \mathrm{~V}_{\mathrm{DD}} \end{gathered}$ | Volts | $\begin{aligned} & V_{B B}=V_{S S} ; 10 \mathrm{~K} \\ & \text { resistive load to } V_{D D} \end{aligned}$ |
| $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{~V}_{\mathrm{OH}} \end{aligned}$ | Output low voltage Output high voltage | $\begin{gathered} \mathrm{V}_{\mathrm{SS}} \\ \mathrm{VBB}^{2}+0.4 \end{gathered}$ |  | $\underset{V_{B B}-0.5}{V_{B S}}$ | Volts | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}=+5 \mathrm{~V} ; \mathrm{V}_{\mathrm{BB}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V} ; 2800 \Omega \\ & \text { resistive load to } \mathrm{V}_{\mathrm{SS}} \end{aligned}$ |
| SC1 | Scan clock output: Output low voltage Output high voltage | $\mathrm{V}_{\text {ss }}$ |  | $\begin{gathered} -1.5 \\ V_{D D} \\ \hline \end{gathered}$ |  | Max. capacitive loading $<150 \mathrm{pF}$ |

## OPERATION

Device operation can be understood by referring to Figure 1, depicting a typical application of the S9263. Each of the sixteen pairs of series capacitors labeled S1 - S16 is one touch switch located on a TouchControl panel. (For details on touch panel configuration and operation, see the TouchControl application note included in this APD.) In each capacitor pair, the two common plates represent the conductive area on the control panel surface that is to be touched. The other two plates are formed by two conductive surfaces parallel to the touched surface and located directly under it on the reverse side of the panel. Referring again to Figure 1, the S9263 generates a clock signal on output SC1 that is applied to one plate of each capacitor pair; this signal passes through the two series capacitors and is detected in the MOS circuit. When a panel switch surface is touched, the signal level into the chip dimishes, and the on-chip differential amplifier senses the change and performs the appropriate switching function. For example, if surface $S 1$ is touched, the signal at input 13 decreases, and output 03, normally open, now becomes active and drives the S1 input to the TTL circuitry toward voltage level $V_{B B}$.

## I INPUTS

Inputs fiom the touch switch pads to the TouchControl circuit are labeled I0 through I15 (S9263, S9264, and S9265) or I0 through I6 (S9260 and S9261). Each I input relates directly to an 0 output of identical numeral.

## RC INPUT

A resistor connected to VDD and a capacitor connected to VSS are connected to the RC input pin to establish the onchip clock frequency that controls the touch switch delay time. Nominal values for these components are suggested in Figure 1, but they may be varied to change clock frequency over a range of 50 kHz to 100 kHz .

## REF INPUT

In order to allow flexibility in the choice of TouchControl panel materials, switch layout, and switch size, AMI Touch Control inputs have been designed to detect a differential change rather than an absolute change in level. To obtain a reference level, two resistors are connected to input REF, one to VSS and the other to VDD.

## 0 OUTPUTS

Each output pin labeled " 0 " corresponds to an input pin labeled " 1. ." Whenever an input is selected, the output becomes active and will drive an external load toward supply voltage VBB. When outputs are not active, they are high impedance open drain.

## $V_{B B}$ SUPPLY

The sources of all output devices are common and connected to pin VBB. This allows TTL compatibility as shown in Figure 1, as well as the ability to drive higher level signals. For instance, if $\mathrm{V}_{\mathrm{SS}}=0$ volts, $\mathrm{V}_{\mathrm{DD}}=-16$ volts, and $\mathrm{V}_{\mathrm{BB}}=$ VSS, then active outputs would drive a load connected to VDD towards VSS. The VBB pin can be used also to switch analog signals; in this configuration the analog signals are applied to the "O" pins and VBB is the output pin.

## M/T INPUT

The M/T input pin selects the mode of switch operation, either momentary or toggle. With no connection to the $\mathrm{M} / \mathrm{T}$ pin momentary operation is selected, and appropriate outputs are active only for the duration of touching a switch. In this mode, no output is active when no switch is touched. A $V_{D D}$
level applied to $\mathrm{M} / \mathrm{T}$ causes the circuit to operate in the toggle mode. In this condition, the brief touch of any switch will turn on the appropriate output, which will remain latched on until the switch is touched again. Subsequent activations of the switch will toggle the corresponding output on and off alternately. To reset all outputs when the toggle mode is selected, a pulse of $V_{S S}$ level may be applied to the $M / T$ input.

## SCI OUTPUT

The SC1 output provides the clock signal for the TouchControl panel. Its frequency is determined by the RC time constant, and it is connected in common with one of each of the two common conductive surfaces on the reverse side of the touch panel.

## MOMENTARY AND TOGGLE COMBINATION

The S9261, S9264, and S9265 contain several outputs that are permanently in the momentary mode of operation. With the $\mathrm{M} / \mathrm{T}$ input at $\mathrm{V}_{\mathrm{SS}}$ these parts function identically to the S9260 and S9263. With M/T at a logic 1 level, however, the S9261 has four momentary and three toggle inputs. Table 1 shows the combinations available on all three parts.

TABLE 1. COMPARISON OF FEATURES

| $\begin{array}{c}\text { Part } \\ \text { Number }\end{array}$ | $\begin{array}{c}\text { Pin } \\ \text { Count }\end{array}$ | $\begin{array}{c}\text { Total Touch } \\ \text { Switch } \\ \text { Interface Capability }\end{array}$ | $\begin{array}{c}\text { Touch Inputs } \\ \text { Selectable For } \\ \text { Either Momentary Or } \\ \text { Toggle Operation Through } \\ \text { Use of M/T Input }\end{array}$ | $\begin{array}{c}\text { Touch Switch } \\ \text { Inputs Fixed In } \\ \text { Momentary Operation } \\ \text { (Not affected by } \\ \text { state of M/T input) }\end{array}$ | $\begin{array}{c}\text { Number } \\ \text { of } \\ \text { Outputs }\end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 22 | 7 | 7 |  | 0 |$]$| 7 |
| :---: |
| S9261 |
| 22 |



FIGURE 1. 16 SWITCH APPLICATION USING S9263


FIGURE 2. 7 SWITCH APPLICATION USING S9260

## TOUCHCONTROL APPLICATION NOTES

See Application Notes at the end of S9262/S9266 data sheet pages in this Section.


## INTRODUCTION

The AMI TouchControl kit demonstrates the ease with which this unique system of capacitive switching may be implemented. Included in the kit are a printed circuit board and AMI's newly developed S9263 TouchControl circuit. The printed wiring board, which has 16 touch switches etched onto its top surface, contains on its reverse side all the interconnection necessary to interface the S9263 inputs with the 16 touch switches and the S 9263 outputs with 16 light emitting diodes. As the touch switches
are activated, the corresponding diodes are lighted to indicate the output states of the S9263. If desired, external logic may be operated by connecting a cable directly to the S 9263 outputs.

Additional components required for the kit are readily available, and assembly of the kit should take less than an hour's time. The circuit board may be mounted either on standoffs or on a standard aluminum chassis box.

## PARTS LIST FOR AMI TOUCHCONTROL KIT:

QUANTITY REQUIRED<br>\section*{DESCRIPTION}<br>1 S9263 TouchControl circuit (Included)<br>1 Printed wiring board (Included)<br>1 Transformer, 12.6 volt 300 mA<br>Radio Shack P/N 273-1385 or equivalent<br>Line cord<br>Diode IN920 or equivalent<br>$100 \mathrm{~K} \Omega$ Resistor $1 / 4$ Watt<br>$60 \mathrm{~K} \Omega$ Resistor $1 / 4$ Watt<br>$15 \mathrm{~K} \Omega$ Resistor $1 / 4$ Watt<br>$10 \mathrm{~K} \Omega$ Resistor $1 / 4$ Watt

## QUANTITY <br> REQUIRED

## DESCRIPTION

3.3K $\Omega$ Resistor $1 / 4$ Watt

Transistor 2N3569 or equivalent $500 \mu \mathrm{~F}$ capacitor $/ 20$ volts $0.33 \mu \mathrm{~F}$ capacitor 270 pF capacitor Light emitting diode - MV5023 or equivalent
Aluminum chassis box- 15 " $\times 9$ " Bud No. AC1421 or equivalent (optional)

## ASSEMBLY

The circuit board may be assembled easily by referring to Figure 2, a view of the reverse side of the board. For appearance, it is recommended that all components except the LED's and the S9263 be mounted on the reverse side of the board, with all leads cut off flush with the board's top surface.

## OPERATION

The AMI TouchControl kit provides sixteen touch switches that interface with the S9263 to activate sixteen light emitting diodes. Each of the switches numbered from one to fifteen has a light associated with it which is labeled with the same number. The switch labeled " T " is used to select the mode of operation of the $S 9263$, either momentary or toggle. When the LED labeled " T " is off, touch pads one through fifteen operate as momentary switches, and any switch's corresponding LED will turn on when the switch is touched, remaining on only for the duration of touching the switch. If " T " is touched, the "T" LED will turn on and stay on even after " T " is untouched. The S9263 is now operating in a toggle mode, and the brief touch of any switch from one through fifteen will cause its corresponding LED to turn on and latch. Subsequent activations of the switch will turn the LED

For convenience, a 15 volt power supply is provided on the circuit board, so that the system may be plugged into a standard 110 volt outlet. If desired, an external DC supply of 15 volts may be used, connecting the positive and negative outputs to the corresponding holes designated for C1. If a DC supply is used, the transformer, diode, and C1 may be eliminated.
off and on alternately. Touching " T " once again causes the "T" LED to turn off, and the S9263 once again operates in the momentary mode. By removing the $0.33 \mu \mathrm{~F}$ capacitor, it is possible to use the "T" pad as a clear switch. In this mode, all numbered pads function as "push on, push off" switches. Touching the " $T$ " pad turns off all LED's corresponding to the numbered switches.

To operate external logic systems with the TouchControl kit, a cable may be soldered, using a grounded soldering iron, directly to the outputs of the S9263. The voltage on an output that is turned off (corresponding LED is off) is -15 volts (or $V_{D D}$ ). When turned on, the output will rise towards ground ( $V_{S S}$ ). Appropriate loading conditions are specified in the advanced product description for this part.


FIGURE 1. SCHEMATIC DIAGRAM OF TCK-100

PARTS LIST FOR ASSEMBLING TCK -100 KIT:

| PART NUMBER | PART DESCRIPTION | PART NUMBER | PART DESCRIPTION |
| :---: | :---: | :---: | :---: |
| R1, R4 | $100 \mathrm{~K} \Omega 1 / 4 \mathrm{Watt}$ resistor | Q1 | NPN transistor 2N3569 or equivalent |
| R2 | $10 \mathrm{~K} \Omega 1 / 4 \mathrm{Watt}$ resistor | D1 | Diode IN920 or equivalent |
| R3 | $60 \mathrm{~K} \Omega 1 / 4 \mathrm{Watt}$ resistor | L1 thru L16 | Light emitting diode - MV5023 or |
| R5 | $15 \mathrm{~K} \Omega 1 / 4 \mathrm{Watt}$ resistor |  | equivalent |
| R6 thru R21 | $3.3 \mathrm{~K} \Omega 1 / 4 \mathrm{Watt}$ resistor | IC1 | AMI integrated circuit S9263 |
| C1 | $500 \mu \mathrm{~F}$ capacitor 20 Volts | T1 | Transformer 12.6 VAC @ 300 mA . |
| C2 | 270 pF capacitor |  | Radio Shack P/N 273-1385 |
| C3 | $0.33 \mu \mathrm{~F}$ capacitor |  | or equivalent |



FIGURE 2. REAR OF CIRCUIT BOARD


FIGURE 3. FRONT OF PANEL


Organ Circuits

## Organ Circuits

| Part No. | Description | Input/Output | Power Supply (V) | Process | Packages |
| :---: | :---: | :---: | :---: | :---: | :---: |
| S10110 | Analog Shift Register | Analog | -24 | P-I ${ }^{2}$ | P |
| S2193 | Seven-Stage Frequency Divider | MOS | -14;-28 | P-I ${ }^{2}$ | P |
| S10129 | Seven-Stage Frequency Divider ${ }^{(1)}$ | MOS | -14, -27 | P-I ${ }^{2}$ | P |
| S10130/31 | Six-Stage Frequency Divider ${ }^{(1)}$ | MOS | -14, -27 | P-I ${ }^{2}$ | P |
| S2567 | Rhythm Counter | MOS | -15, -27 | P-HI V ${ }_{\text {T }}$ | P |
| S50240/41/42 | Top Octave Synthesizer | MOS | -14 | P-I ${ }^{2}$ | P |
| S50243/44/45 | Top Octave Synthesizer ${ }^{(2)}$ | MOS | -14 | P-I ${ }^{2}$ | P |
| S8890 | Rhythm Generator ${ }^{(3)}$ | MOS | -12 | P-I ${ }^{2}$ | C,P,S |
| S9660 | Rhythm Generator ${ }^{(1)(3)}$ | MOS | -12 | $\mathrm{P}-\mathrm{I}^{2}$ | P |

(1) Various Printouts Available
(2) Identical to S50240/41/42 except maximum operating frequency is 800 KHz
(3) Programmable ROM Pattern

## Future Products

S2688 - Noise Generator - P-channel ion implanted MOS seventeenbit shift register clocked by an internal RC oscillator. Outputs wide bandwidth pseudo white noise and is used for cymbal, brush, sandblock, snare drum, and other sound generation. (Second source for National MM5837).

S10111 - Analog Shift Register similar to the S10110 with the addition of an on-chip clock.

## ADVANCED PRODUCT DESCRIPTION



## FUNCTIONAL DESCRIPTION

The S10110 analog shift register is a monolithic circuit fabricated with P-channel ion-implanted MOS technology. The part differs from a digital shift register, which is capable of only digital input and output information, in that an audio signal is typically supplied as the data input to the analog
register, and the output is the same audio signal delayed in time. The amount of signal delay is dependent on the number of bits of delay (185) and the frequency of the two symmetrical clock inputs. Since each negative-going clock edge transfers data from one stage to the next, the analog signal delay equals $185 \div 2 \mathrm{x}$ clock frequency.

## OPERATION

Device operation may be understood by referring to Figure 1. This is an actual schematic diagram of the analog shift register, or "bucket brigade," showing typical external bias techniques.

## Data In Input:

The analog signal, or audio signal, to be delayed is applied to pin 3. This input must be biased to a negative voltage of approximately -8 volts, and two resistors may be used as a voltage divider to provide this bias. They must be chosen so that $\left(R_{1}\right) \cdot\left(R_{2}\right) \div\left(R_{1}+R_{2}\right)$ is less than $20 \mathrm{~K} \Omega$. The input signal applied to this input through series capacitor $\mathrm{C}_{\mathrm{IN}}$ may be as high as 6 volts peak to peak.

## CLOCK 1 and CLOCK 2 Inputs:

Applied respectively to pins 5 and 2, Clock 1 and Clock 2 are two symmetrical non-overlaping negative-going clocks used to transfer the analog data along the 185 bit delay line. Although these clocks may have a duty cycle as low as $25 \%$ (i.e.: each clock signal is at a negative level for $25 \%$ of its period), better output signals will be obtained with both clock duty cycles closer to $50 \%$. It is important, however, that no overlap of the clock signals occurs at a level more negative than VSS -0.8 volts.

Referring again to Figure 1, it can be seen that when Clock 1 is negative, data is transferred from the data input to capacitor C 1 ; likewise, data is transferred from each evennumbered capacitor to the capacitor to its right. When Clock 2 is negative, data is transferred from C1 to C2 and from each other odd-numbered capacitor to the capacitor to its right. In this manner, data is shifted from the input to C185 after a total of 185 negative clock pulses has occurred (i.e.: 93 periods of Clock 1 and 92 periods of Clock 2).

## Data Out Output:

The output of the S10110 analog shift register is a single device, T187, with its drain at VDD and its source connected to pin 6. If a 47 K resistor to VSS is supplied at this pin, T1 87 functions as a source follower.

Referring to Figure 3, it can be seen that the output potential during Clock 2 is a constant value near - 10 volts. When Clock 1 switches on (negative), the output instantaneously drops to a level of approximately - 30 volts; this is caused by the 20 volt swing of Clock 1 and C185. As Clock 1 remains on, device T185 transfers charge from C184 to C185, and the output voltage becomes more positive, depending on the charge previously stored on C184. It is during this part of Clock 1 that the output reflects the analog data stored on C1 185 bits earlier. Since the clock signal now appears on the output, it is necessary to apply the appropriate filtering to obtain the delayed analog signal.


FIGURE 1. SCHEMATIC DIAGRAM AND PINOUTS OF S10110

[^8]
## APPLICATIONS

- Delay of Audio Signals
Electronic Chorus
- Electronic Vibrato
- String Ensemble
- Reverberation
- Rotating Speaker Simulation


## ABSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to VSS: $\quad+0.3 \mathrm{~V}$ to $-30 \mathrm{~V} \quad$ Storage temperature (ambient): $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating temperature range: $\quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

## ELECTRICAL CHARACTERISTICS

$$
\left(0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=-24 \mathrm{~V} \pm 2 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} .\right)
$$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VCLK}_{\mathrm{L}}$ | CLOCK 1 and CLOCK 2 Inputs Logic Level "0" | VSS |  | $\begin{gathered} \text { VSS } \\ -0.8 \end{gathered}$ | Volts | No overlap of signals more negative than VSS -0.8 V |
| $\mathrm{V}_{\text {CLK }}^{\text {H }}$ | $\left.\begin{array}{l} \text { CLOCK } 1 \text { and } \\ \text { CLOCK } 2 \text { Inputs } \\ \text { Logic Level "1" } \end{array}\right\}$ | -18 |  | -20 | Volts | See Figure 2 |
| ${ }^{\mathrm{t}} \mathrm{CLK}_{\mathrm{H}}$ | Duration of CLOCK Logic " 1 " Level | $\begin{gathered} 0.2 \mathrm{x} \\ \mathrm{~T}_{\text {CLK }} \end{gathered}$ |  |  |  | See Figure 2 |
| $\mathrm{f}_{\text {CLK }}$ | CLOCK Input Frequency | 5 |  | 500 | kHz |  |
| VBIN | Input Bias Voltage | -7.5 |  | -8.5 | Volts | See Figure 1 |
| RBIN | Resistance of the Bias <br> Voltage Source at Input |  |  | 20 | $\mathrm{K} \Omega$ | $\begin{aligned} & \mathrm{R}_{\mathrm{BIN}}=(\mathrm{R} 1) \times(\mathrm{R} 2) \div(\mathrm{R} 1 \\ & +\mathrm{R} 2) \text { See Figure } 1 \end{aligned}$ |
| VDIN | Signal Level at <br> Data In Input |  |  | 6 | $\begin{aligned} & \text { Volts } \\ & \text { P P } \end{aligned}$ |  |
| a | Analog Signal Attenuation |  |  | 4 | dB |  |
| tD | Signal Delay |  | 185 |  |  |  |
| f3dB | 3dB Response Point |  | $\begin{aligned} & 2 \times \mathrm{fCLK} \\ & 0.1 \times \mathrm{fCLK} \end{aligned}$ |  |  |  |



CLOCK 2




## FUNCTIONAL DESCRIPTION

This FREQUENCY DIVIDER provides seven stages of binary division in a 14 lead, dual in-line package. P-Channel enhancement mode technology is utilized. This device has buffered outputs for low source impedance drive and short circuit protection. The S2193 is ideally suited for tone generation in electronic organs.

Each divider stage of the S2193 consists of an asynchronous, decoupled flip-flop. The seven stages are internally connected in cascades of one, two, and three flip-flops each.

One side of each flip-flop drives a push-pull output buffer, which provides low output impedance in both logic states. The buffer outputs will drive both capacitive loads and discrete
circuits with well defined levels. The buffers have low standby current and are powered by $\mathrm{V}_{\mathrm{DD}}$. This voltage functions as a clamp voltage and thus sets the output amplitudes. Buffering the outputs also provides complete isolation between the dividers and the loads. If a buffer output is short-circuited, the divider will continue to function.

## APPLICATIONS

Electronics music tone synthesis, frequency division, N Stage dividers, low frequency generation, timing and control waveforms, binary counters.

## ABSOLUTE MAXIMUM RATINGS



## DYNAMIC CHARACTERISTICS

| $\left(\mathrm{T}_{\mathrm{A}}=0^{\circ}\right.$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=$ Ground, $\left.\mathrm{V}_{\mathrm{DD}}=-14 \mathrm{~V} \pm 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-28 \pm 1 \mathrm{~V}\right)$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | UNITS | CONDITIONS |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Level | $\mathrm{V}_{\text {SS }}-2.0$ |  | + 0.3 | Volts |  |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level |  |  | -8.0 | Volts |  |
| $\underset{\mathrm{V}_{\mathrm{OL}}}{\mathrm{V}_{\mathrm{OH}}}$ | Output High Level Output Low Level | $\mathrm{v}_{\text {SS }}-1.6$ |  | $\begin{array}{r} -11.0 \\ -8.0 \end{array}$ | Volts <br> Volts <br> Volts | $\begin{aligned} & \mathrm{I}_{\mathrm{OUT}}=0.8 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OUT}}=+0.1 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OUT}}=+0.8 \mathrm{~mA} \end{aligned}$ |
| PW <br> f <br> $\mathrm{t}_{\mathrm{r}}$ | Input Pulse Width <br> Input Frequency <br> Output Transition Time | 300 | 0.6 | 100 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{kHz} \\ & \text { us } \end{aligned}$ | $\begin{array}{r} \text { Load }=1 \mathrm{~m} \Omega \\ \text { and } 10 \mathrm{pF} \end{array}$ |
| $\mathrm{I}_{\text {GG }}$ | $\mathrm{V}_{\mathrm{GG}}$ Supply Current |  |  | 14 | mA |  |
| $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ Supply Current |  |  | 1.0 | mA |  |

TIMING CHARACTERISTICS


ADVANCED PRODUCT DESCRIPTION


## FUNCTIONAL DESCRIPTION

The S10129 is a monolithic frequency divider circuit fabricated with P-Channel ion-implanted MOS technology. The circuit provides seven stages of binary division in a 3-2-1-1 configuration; the S10129 is ideally suited for tone generation in electronic organs.

All inputs to the device are buffered to permit easy triggering of the divider stages. Outputs of each divider are buffered to provide low output impedance in both logic states to drive external circuitry as well as other dividers. The buffers have low standby current and are powered by VDD. This voltage functions as a clamp voltage and thus sets the output
amplitudes. Buffering the outputs also provides complete isolation between the dividers and the loads. If a buffer output is short-circuited, the divider will continue to function.

All divider outputs may be reset to a logic low level (VSS) by momentarily applying a logic low level to the $\mathrm{V}_{\mathrm{GG}}$ supply input. This is particularily desirable in some electronic organs in which phase relationships are important.

## APPLICATIONS

Electronic organ frequency generator, organ pedal frequency generator, electronic music synthesizers, N stage dividers, low frequency generation, binary counters.

## ABSOLUTE MAXIMUM RATINGS

| Voltage on any pin relative to $\mathrm{V}_{\mathrm{SS}}$ | +0.3 V to -20 V | Storage temperature | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- | ---: |
| Voltage on $V_{G G}$ relative to $\mathrm{V}_{\mathrm{SS}}$ | +0.3 V to -30 V | Operating temperature (ambient) | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

$\left(0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C} \mathrm{V}_{\mathrm{DD}}=-11 \mathrm{~V}\right.$ to $-16 \mathrm{~V} ; \mathrm{V}_{\mathrm{GG}}=-25 \mathrm{~V}$ to -29 V unless otherwise specified $)$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Input Clock Low | VSS +0.3 |  | VSS - 2.0 | Volts |  |
| VIH | Input Clock High | VSS - 8 |  | $\mathrm{V}_{\mathrm{GG}}$ | Volts |  |
| fin | Input Clock Frequency | DC |  | 250 | kHz |  |
| $\mathrm{T}_{\mathrm{H}}, \mathrm{T}_{\mathrm{L}}$ | Input Clock on \& off times | 1.5 |  |  | $\mu \mathrm{s}$ |  |
| $\mathrm{V}_{\mathrm{R}}$ | Voltage applied to $\mathrm{V}_{\mathrm{GG}}$ input to cause a reset condition | VSS |  | VSS - 0.5 | Volts |  |
| $\mathrm{T}_{\mathrm{R}}$ | Duration of $V_{R}$ to cause reset | 10 |  |  | $\mu \mathrm{s}$ | 50\% to 50\% point |
| VOH | Output high level | -11 |  | VDD | Volts | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=-12 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{GG}}=-26 \mathrm{~V} \\ & 5.5 \mathrm{~K} \Omega \text { load to } \mathrm{V}_{\mathrm{SS}} \end{aligned}$ |
| VOL | Output low level | VSS |  | -1 | Volts | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=-12 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{GG}}=-26 \mathrm{~V} \\ & 5.5 \mathrm{~K} \Omega \text { load to } \mathrm{V}_{\mathrm{DD}} \end{aligned}$ |
| $\mathrm{ClN}_{\text {IN }}$ | Input Capacitance |  | 5 | 10 | pF | Applies only to clock inputs |
| TOR, $\mathrm{T}_{\text {OF }}$ | Output rise and fall time |  | 1 | 2 | $\mu \mathrm{s}$ | 40 pF load applied |
| $\mathrm{I}_{\mathrm{GG}}$ | $\mathrm{V}_{\mathrm{GG}}$ supply current |  | 2 | 3 | mA | $\begin{aligned} & V_{D D}=-12 V \\ & V_{G G}=-26 V \end{aligned}$ <br> No load |
| IDD | VDD supply current |  | 5 | 7 | mA | $\begin{aligned} & \mathrm{VDD}_{\mathrm{DD}}=-12 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{GG}}=-26 \mathrm{~V} \\ & \text { No load } \end{aligned}$ |



## ADVANCED PRODUCT DESCRIPTION



## FUNCTIONAL DESCRIPTION

The S 10130 is a monolithic frequency divider circuit fabricated with P-Channel ion-implanted MOS technology. The circuit provides six stages of binary division in a 3-2.1 configuration; the S10130 is ideally suited for tone generation in electronic organs.

All inputs to the device are buffered to permit easy triggering of the divider stages. Outputs of each divider are buffered to provide low output impedance in both logic states to drive external circuitry as well as other dividers. The buffers have low standby current and are powered by VDD. This voltage functions as a clamp voltage and thus sets the output
amplitudes. Buffering the outputs also provides complete isolation between the dividers and the loads. If a buffer output is short-circuited, the divider will continue to function.

All divider outputs may be reset to a logic low level ( $\mathrm{V}_{\mathrm{SS}}$ ) by momentarily applying a logic low level to the $\mathrm{V}_{\mathrm{GG}}$ supply input. This is particularily desirable in some electronic organs in which phase relationships are important.

## APPLICATIONS

Electronic organ frequency generator, organ pedal frequency generator, electronic music synthesizers, N stage dividers, low frequency generation, binary counters.

## ABSOLUTE MAXIMUM RATINGS

| Voltage on any pin relative to $\mathrm{V}_{\mathrm{SS}}$ | +0.3 V to -20 V | Storage temperature | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- | ---: |
| Voltage on $\mathrm{V}_{\mathrm{GG}}$ relative to $\mathrm{V}_{\mathrm{SS}}$ | +0.3 V to -30 V | Operating temperature (ambient) | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

$\left(0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=-11 \mathrm{~V}\right.$ to $-16 \mathrm{~V} ; \mathrm{V}_{\mathrm{GG}}=-25 \mathrm{~V}$ to -29 V unless otherwise specified $)$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Input Clock Low | VSS +0.3 |  | VSS - 2.0 | Volts |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Clock High | VSS - 8 |  | $\mathrm{V}_{\mathrm{GG}}$ | Volts |  |
| fin | Input Clock Frequency | DC |  | 250 | kHz |  |
| $\mathrm{T}_{\mathrm{H}}, \mathrm{T}_{\mathrm{L}}$ | Input Clock on \& off times | 1.5 |  |  | $\mu \mathrm{s}$ |  |
| $\mathrm{V}_{\mathrm{R}}$ | Voltage applied to VGG input to cause a reset condition | VSS |  | VSS -0.5 | Volts |  |
| $\mathrm{T}_{\mathrm{R}}$ | Duration of $\mathrm{V}_{\mathrm{R}}$ to cause reset | 10 |  |  | $\mu \mathrm{s}$ | 50\% to 50\% point |
| VOH | Output high level | -11 |  | VDD | Volts | $\begin{aligned} & \mathrm{VDD}_{\mathrm{DD}}=-12 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{GG}}=-26 \mathrm{~V} \\ & 5.5 \mathrm{~K} \Omega \text { load to } \mathrm{V}_{\mathrm{SS}} \end{aligned}$ |
| VOL | Output low level | VSS |  | -1 | Volts | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=-12 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{GG}}=-26 \mathrm{~V} \\ & 5.5 \mathrm{~K} \Omega \text { load to } \mathrm{V}_{\mathrm{DD}} \end{aligned}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 5 | 10 | pF | Applies only to clock inputs |
| TOR, TOF | Output rise and fall time |  | 1 | 2 | $\mu \mathrm{s}$ | 40 pF load applied |
| $\mathrm{I}_{\mathrm{GG}}$ | $\mathrm{V}_{\mathrm{GG}}$ supply current |  | 2 | 3 | mA | $\begin{aligned} & V_{D D}=-12 V \\ & V_{G G}=-26 V \end{aligned}$ <br> No load |
| IDD | VDD supply current |  | . | 7 | mA | $\begin{aligned} & V_{D D}=-12 V \\ & V_{G G}=-26 V \\ & \text { No load } \end{aligned}$ |

ADVANCED PRODUCT DESCRIPTION
(

## FUNCTIONAL DESCRIPTION

The S10131 is a monolithic frequency divider circuit fabricated with P-Channel ion-implanted MOS technology. The circuit provides six stages of binary division in a $2 \cdot 2-1-1$ configuration; the S10131 is ideally suited for tone generation in electronic organs.

All inputs to the device are buffered to permit easy triggering of the divider stages. Outputs of each divider are buffered to provide low output impedance in both logic states to drive external circuitry as well as other dividers. The buffers have low standby current and are powered by VDD. This voltage functions as a clamp voltage and thus sets the output
amplitudes. Buffering the outputs also provides complete isolation between the dividers and the loads. If a buffer output is short-circuited, the divider will continue to function.

All divider outputs may be reset to a logic low level (VSS) by momentarily applying a logic low level to the $\mathrm{V}_{\mathrm{GG}}$ supply input. This is particularily desirable in some electronic organs in which phase relationships are important.

## APPLICATIONS

Electronic organ frequency generator, organ pedal frequency generator, electronic music synthesizers, N stage dividers, low frequency generation, binary counters.

## ABSOLUTE MAXIMUM RATINGS

| Voltage on any pin relative to $V_{S S}$ | +0.3 V to -20 V | Storage temperature | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- | ---: |
| Voltage on $\mathrm{V}_{\mathrm{GG}}$ relative to $\mathrm{V}_{S S}$ | +0.3 V to -30 V | Operating temperature (ambient) | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

$\left(0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=-11 \mathrm{~V}\right.$ to $-16 \mathrm{~V} ; \mathrm{V}_{\mathrm{GG}}=-25 \mathrm{~V}$ to -29 V unless otherwise specified)

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Input Clock Low | VSS +0.3 |  | VSS - 2.0 | Volts |  |
| VIH | Input Clock High | VSS - 8 |  | VGG | Volts |  |
| fin | Input Clock Frequency | DC |  | 250 | kHz |  |
| $\mathrm{T}_{\mathrm{H}}, \mathrm{T}_{\mathrm{L}}$ | Input Clock on \& off times | 1.5 |  |  | $\mu \mathrm{s}$ |  |
| $\mathrm{V}_{\mathrm{R}}$ | Voltage applied to VGG input $^{\text {G }}$ to cause a reset condition | VSS |  | VSS -0.5 | Volts |  |
| TR | Duration of $\mathrm{V}_{\mathrm{R}}$ to cause reset | 10 |  |  | $\mu \mathrm{s}$ | 50\% to 50\% point |
| VOH | Output high level | -11 |  | VDD | Volts | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=-12 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{GG}}=-26 \mathrm{~V} \\ & 5.5 \mathrm{~K} \Omega \text { load to } \mathrm{V}_{\mathrm{SS}} \end{aligned}$ |
| VOL | Output low level | VSS |  | -1 | Volts | $\begin{aligned} & V_{D D}=-12 V \\ & V_{G G}=-26 V \end{aligned}$ <br> $5.5 \mathrm{~K} \Omega$ load to VDD |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  | 5 | 10 | pF | Applies only to clock inputs |
| $\mathrm{T}_{\mathrm{OR}}, \mathrm{T}_{\mathrm{OF}}$ | Output rise and fall time |  | $1$ | $2$ | $\mu \mathrm{s}$ | 40 pF load applied |
| $\mathrm{I}_{\mathrm{GG}}$ | $\mathrm{V}_{\mathrm{GG}}$ supply current |  | 2 | 3 | mA | $\begin{aligned} & V_{D D}=-12 V \\ & V_{G G}=-26 V \end{aligned}$ <br> No load |
| IDD | VDD supply current |  | 5 | 7 | mA | $\begin{aligned} & V_{D D}=-12 V \\ & V_{G G}=-26 V \end{aligned}$ <br> No load |



AMERICAN MICROSYSTEMS, INC.


## FUNCTIONAL DESCRIPTION

The S2567 RESETTABLE RHYTHM COUNTER is a six-stage asynchronous binary counter designed for driving the countaddress inputs of the S2566 RHYTHM GENERATOR. The internal partitioning and multiple-reset capability of the S2567
permit simultaneous generation of different meter rhythms. In more elaborate applications, where several S2567 Resettable Rhythm Counter is made by P-channel enhancement mode technology and appears in a 16 lead dual in-line package.

ABSOLUTE MAXIMUM RATINGS (@ $25^{\circ} \mathrm{C}$, unless noted)

|  | SYMBOL | MIN. | MAX. | UNITS |
| :--- | :---: | :---: | :---: | :---: |
| Logic Supply Voltages | $\mathrm{V}_{\mathrm{GG}}$ | +0.3 | -33 | Volts |
| Trigger Voltage | $\mathrm{V}_{\mathrm{DD}}$ | +0.3 | -25 | Volts |
| Power Dissipation | $\mathrm{V}_{\mathrm{I}}$ | +0.3 | -18 |  |
| Storage Temperature | $\mathrm{P}_{\mathrm{D}}$ |  | 250 | Volts |
| Operating Temperature | $\mathrm{T}_{\mathrm{S}}$ | -55 | +100 | mW |

## DYNAMIC CHARACTERISTICS

( $\mathrm{T}=25^{\circ} \mathrm{C}$ )

|  | SYMBOL | MIN. | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage Ranges |  | -25 | -27 | -29 | Volts |
|  | $\mathrm{V}_{\mathrm{DD}}$ | -14 | -15 | -16 | Volts |
| Inputs: (pins 2 thru 7, and 16) |  |  |  |  |  |
| Input Frequency | $\mathrm{f}_{\mathrm{I}}$ | DC |  | 100 | kHz |
| Logic "0" Level | $\mathrm{V}_{\text {IH }}$ | +0.3 |  | -2.0 | Volts |
| Logic " 1 " Level | $\mathrm{V}_{\text {IL }}$ | -8.0 |  | -18 | Volts |
| Rise and Fall Times | $t_{r}, t_{f}$ |  |  | 25 | $\mu \mathrm{s}$ |
| Pulse Width | $\mathrm{PW}_{1}$ | 2 |  |  | $\mu \mathrm{s}$ |
| Leakage Current ( $\mathrm{V}_{\text {ILT }}=-18 \mathrm{~V}$ ) | $\mathrm{I}_{\text {IL }}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Outputs: (pins 10 thru 15, each loaded 20K to gnd and 20K to $\mathrm{V}_{\mathrm{DD}}$ |  |  |  |  |  |
| Logic "0" Level | $\mathrm{V}_{\mathrm{OH}}$ | 0 |  | -1.5 | Volts |
| Logic "1" Level | $\mathrm{v}_{\text {OL }}$ | -9.0 |  | $\mathrm{V}_{\mathrm{DD}}$ | Volts |
| Reset Propagation Delay |  |  |  | 2.0 | $\mu \mathrm{A}$ |
| Supply Currents: (no output loads) | $\mathrm{I}_{\text {GG }}$ |  | 4 | 6 | mA |
|  | $\mathrm{I}_{\mathrm{DD}}$ |  |  | 20 | $\mu \mathrm{A}$ |

AMERICAN MICROSYSTEMS, INC.

ADVANCED PRODUCT DESCRIPTION


## FUNCTIONAL DESCRIPTION

The S5024 is one of a family of ion-implanted, P-channel MOS, synchronous frequency dividers.

Each output frequency is related to the others by a multiple $12 \sqrt{2}$ providing a full octave plus one note on the equal tempered scale.

Low threshold voltage enhancement-mode, as well as depletion mode devices, are fabricated on the same chip allowing the S5024 family to operate from a single, wide tolerance
supply. Depletion-mode technology also allows the entire circuit to operate on less than 360 mW of power. The circuits are packaged in 16 pin plastic dual-in-line packages.

RFI emination and feed-through are minimized by placing the input clock between the VDD and VSS pins. Internally the layout of the chip isolates the output buffer circuitry from the divisor circuit clock lines. Also, the output buffers limit the minimum rise time under no load conditions to reduce the R. F. harmonic content of each output signal.

## ABSOLUTE MAXIMUM RATINGS

| Voltage on any pin relative to VSS | +0.3 V to -20 V | Storage Temperature (Ambient) | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :---: | :---: | :---: |
| Operating Temperature (Ambient) | $0^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}$ |  |  |

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | FIGURE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VSS | Supply Voltage | 0 |  | 0 | V |  |
| $V_{\text {DD }}$ | Supply Voltage | - 11.0 | - 14.0 | - 16.0 | V |  |

## ELECTRICAL CHARACTERISTICS

$\left(0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 50^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=-11\right.$ to -16 V unless otherwise specified $)$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | FIGURE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input Clock, Low | 0 |  | - 1.0 | V | Figure 1 |
| VIH | Input Clock, High | - 10.0 |  | VDD | V | Figure 1 |
| $\mathrm{f}_{1}$ | Input Clock Frequency | 100 | 2000.240 | 2500 | kHz |  |
| $t_{r}, \mathrm{tf}_{\mathrm{f}}$ | Input Clock <br> Rise \& Fall Times <br> $10 \%$ to $90 \%$ @ 2.5 MHz |  |  | 50 | nsec | Figure 1 |
| ${ }^{\mathrm{O}}$ ON, $\left.\mathrm{t}_{\mathrm{OFF}}\right\}$ | Input Clock <br> On and Off Times <br> @ 2.5 MHz |  | 200 |  | nsec | Figure 1 |
| $\mathrm{Cl}_{1}$ | Input Capacitance |  | 5 | 10 | pF |  |
| VOH | Output, High @ 1.0 mA | $\mathrm{V}_{\mathrm{DD}}+1.5$ |  | VDD | V | Figure 2 |
| VOL | Output, Low @ 1.0 mA | VSS-1.0 |  | VSS | V | Figure 2 |
| $\mathrm{t}_{\text {ro }}, \mathrm{t}_{\mathrm{fo}}$ | Output Rise \& Fall Times, <br> 500 pF Load $10 \%$ to $90 \%$ | 250 |  | 2500 | nsec | Figure 3 |
| ton | Output Duty Cycle-S50240, S50242 S50241 |  | 50 30 |  | $\begin{aligned} & \% \\ & \% \end{aligned}$ |  |
| IDD | Supply Current |  | 14. | 22 | mA | Outputs Unloaded |



FIGURE 1 INPUT CLOCK WAVEFORM

 $\mathrm{tro}_{\mathrm{ro}} \rightarrow|+\rightarrow|+\mathrm{t}_{\mathrm{fo}}$

FIGURE 3 OUTPUT RISE \& FALL TIMES

RHYTHM GENERATOR


## FEATURES

- Drives 9 Instruments
- 64 Bit Pattern
- 10 Rhythm Patterns per Instrument
- 5 Mask Programmable Reset Counts
- 7 Segment Count Display Output
- Internal Oscillator


## TYPICAL APPLICATIONS

- Organ Rhythm Sections
- Portable Rhythm Sections
- Automatic Rhythm Organs
- Music Synthesizer


## FUNCTIONAL DESCRIPTION

The rhythm generator is a counter-ROM specifically designed for electronic organ and other electronic instruments. This product contains an internal oscillator, a 6 bit counter, and a ROM that drives nine rhythm instruments and also drives a seven segment sequence count display.

The oscialltor frequency is determined by an external network. The 6 bit counter has control inputs that allow the counter to reset at any one of five counts. Five reset counts are mask programmed to user requirements. The 64th count is normally programmed as the 5 th reset selection option. The
counter contains a start input that holds the system in the reset mode until a start command is impressed.
The counter outputs drive a 64 word ROM. The ROM has two types of rhythm instrument outputs and a rhythm count output. The rhythm instrument outputs provide a trigger with up to 64 counts. One of the instrument outputs contains only one rhythm pattern for each reset option. This output can be programmed to generate a downbeat trigger at the beginning of each measure. The remaining eight instrument outputs each contain 10 rhythm patterns which may be simultaneously selected to overlay multiple rhythm patterns.

The rhythm count outputs provide a seven segment code that can be used as a visual display of the musical timing. For example, if $4 / 4$ timing is provided by the programmable option, and the appropriate control lined ( $\mathrm{I}_{\mathrm{R}}$ ) are activated then the seven segment display will provide the pattern in Figure 2. Four numbers (1, 2, 3 or 4 ) will be displayed, one for each group of four quarter notes in a 16 note measure. The pattern will repeat for subsequent measures. Other sequences can be programmed for alternate timing schemes.

Internal input pull-up resistors to $\mathrm{V}_{\mathrm{DD}}$ are provided on all inputs except the oscillator input. Output buffers consist of a single ended device to $\mathrm{V}_{\text {SS }}$. The product is fabricated with $I^{2 T M}$ technology and is packaged in a 40 lead dual in-line package.

## FUNCTIONAL DESCRIPTION OF INPUT/OUTPUT PINS

## DUMP CHARGE:

Provides base current when required through an RC delay of approximately 25 msec to a PNP transistor which should be connected across the capacitor in the oscillator.

| Input | Rhythm | Bits/Beat |
| :---: | :---: | :---: |
| A | $3 / 4$ | 3 |
| B | $5 / 4$ | 4 |
| D | $6 / 8$ | 4 |
| K | $3 / 4$ | 4 |
| Default | $4 / 4$ | 4 |

The chip input functions are as follows.

## METER:

VSS applied to the following inputs sets up the chip with a programmable number of bits per beat, beats per measure and measures before reset. A currently programmed example follows.

| Beats/Measure | Measure/Reset | Bits/Reset |
| :---: | :---: | :---: |
| 3 | 4 | 36 |
| 5 | 2 | 40 |
| 6 | 2 | 48 |
| 3 | 4 | 48 |
| 4 | 4 | 64 |

## RESET:

C Input
When allowed to approach $V_{\text {DD }}$, the outputs are held disabled and the system is held ready to begin with the first bit of the First measure. The system starts when $\mathrm{V}_{\mathrm{SS}}$ is applied.

## PATTERN SELECT:

## H1 - H10 Inputs

VSS applied to one enables one combination of the voices in a specific rhythm pattern. Any combination of patterns may be enabled at the same time. The customer must provide the voice pattern as a function of each pattern selected and of each bit time.

## OUTPUT DUTY CYCLE:

## P Input

When allowed to approach $\mathrm{V}_{\mathrm{DD}}$, the voice inputs are held off for one half of each bit time. When held at $\mathrm{V}_{\mathrm{SS}}$, the voice outputs are constantly valid. Note that neither option hides the short ( $<80 \mu \mathrm{sec}$ ) decode spikes.
The chip output functions are as follows.

## VOICE DRIVERS:

F1-F8
When selected, internally, the outputs provide a low resistance path to $V_{S S}$ which is suitable for driving a transistor interface.

## BEAT NUMBER DISPLAY:

G1 - G8 (less 6)
When selected, internally, the outputs provide a low resistance path to $V_{\text {SS }}$ suitable for sinking the current required to drive a GE7 segment display tube. The ROM driving these outputs must be programmed to match the meter program.

DOWNBEAT:

## $\overline{\mathrm{E}}$

When selected internally, the output provides a low resistance path to $\mathrm{V}_{\mathrm{SS}}$.
The Oscillator Interconnects are as follows.

## RC PAD:

A $25 \mu \mathrm{~F}$ capacitor to $\mathrm{V}_{\mathrm{SS}}$ and a series combination of a 20 $\mathrm{K} \Omega$ potentiometer and a $1 \mathrm{~K} \Omega$ resistor to $\mathrm{V}_{\mathrm{DD}}$ will allow a range of about 1.5 to $15 \mathrm{bits} /$ second.
$\mathrm{TM}_{\mathrm{I}}{ }^{2}$ is a registered trademark of AMI's Ion Implant process.

## P-ROM PROGRAMMING FORMATS

Programming the Rhythm Generator requires 132 IBM cards punched with the data outlined below. Each card should end with CXXXX - NNN where XXXX is a number provided by AMI and NNN is the card number.

## DOWNBEAT ROM:

## Columns

1-64
$72-80$

## Card

001
002
003
004
005

## RESET ROM:

Columns
1-64
72) 80

Card
006 N (Meter N must not have a reset before 64)

## K

007
008
009
010
NOTE: ' 1 ' always means an activated output and, thus, may represent a gate or a lack of one.

BEAT NUMBER ROM:

| Card | Column | Content |
| :--- | :--- | :--- |
| A | $1-50$ | Enter ' 1 ' for each bit where the <br> NUMBER should be on. <br> (No gate $=$ ' 1 '). Enter the first 50 bits |
| B | $1-14$ | on Card A, last 14 bits on Card B. |
| B | $16-20$ | Meter bit pattern |
| B | $22-28$ | 7 Segment Display Pattern |
| A\&B | $72-80$ | CXXXX - NNN per above. |

Enter the beat number data on adjacent cards starting with 011 for $A$ and 012 for $B$ and ending on or before 052.

Order data by Meter bit patterns as follows:

| first | N | '00001' |
| :---: | :---: | :---: |
| first | K | '00010' |
| first | D | '00100' |
| first | B | '01000' |
| last | A | '10000' |
| unused |  | 00000 |

Group beat numbers in order within each meter using the following decode for numerical compatibility with GE7 Segment tubes.


VOICE ENABLE ROM:

## Column

1-64

67-68
$72-80$

## Contents

Enter a ' 1 ' for each bit where the selected H should turn on the selected F. (No gate = ' 1 ')

Voice (f) number (2 digit)
CXXXX - NNN per above.

| Card | Input | Outputs |
| :--- | :--- | :--- |
| $053-060$ | H1 | F1 through F8 in order |
| $061-068$ | H2 | F1 through F8 in order |
| $069-076$ | H3 | F1 through F8 in order |
| $077-084$ | H4 | F1 through F8 in order |
| $085-092$ | H5 | F1 through F8 in order |
| $093-100$ | H6 | F1 through F8 in order |
| $101-108$ | H7 | F1 through F8 in order |
| $109-116$ | H8 | F1 through F8 in order |
| $117-124$ | H9 | F1 through F8 in order |
| $125-132$ | H10 | F1 through F8 in order |

## ABSOLUTE MAXIMUM RATINGS

| Positive Voltage on any Pin | VSS +0.3 V |
| :---: | :---: |
| Negative Voltage on any Pin | VSS -28 V |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Ambient Temperature | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

## STATIC CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{DD}}=-12.1 \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GRD}, \mathrm{T}=0^{\circ}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Symbol | Parameters | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input high level | VSS - 0.7 |  |  | Volts | Internal |
| VIL | Input low level |  |  | $\mathrm{V}_{\mathrm{DD}}+2.0$ | Volts | Resistor to VDD |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high level | VSS -2.0 |  |  | Volts | $\mathrm{IO}=2 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {OL }}$ | Output low level |  |  | $\mathrm{V}_{\mathrm{DD}}+1.0$ | Volts | External $30 \mathrm{~K} \Omega$ to VDD |
| IDC | Dump charge output current | 1.0 |  |  | mA |  |
| VRC | Discharge enable voltage |  | VSS - 7.0 |  | Volts |  |

## APPLICATION DATA



FIGURE 1. BEAT NUMBER DISPLAY ROM


FIGURE 2. TYPICAL RHYTHM UNIT BLOCK DIAGRAM


## FUNCTIONAL DESCRIPTION

The S 9660 rhythm generator is a counter-ROM specifically designed for use in rhythm sections of electronic organs and independent electronic rhythm units. This product contains a six stage counter, all internal ROM decoding, a 4 K bit pattern ROM, and a 1 K bit feature ROM. A total of nine distinct 64 -bit rhythm patterns are generated and may be used to control up to seven rhythm instruments. In addition, the feature ROM provides four outputs that may be used for automatic chord gating, walking bass, or to create rhythm pattern variation.

The 6 -bit counter may be reset at any bit from 1 through 64 to obtain any desired counter cycle. This counter cycle
control is determined by the user's individually programmed ROM pattern, which allows the electrical selection of up to five different counter cycle lengths in one S9660.

The counter outputs drive a $64 \times 63$ bit rhythm pattern ROM and a $64 \times 20$ bit feature ROM. The rhythm pattern ROM drives seven instrument outputs and generates nine rhythm patterns which may be simultaneously selected to overlay multiple rhythm patterns. The feature ROM drives four outputs; depending on which of the five reset conditions is selected, the four outputs each contain five distinct 64 bit patterns. These may be used to drive such features as walking bass, automatic chording, or rhythm variation.

Internal input pull-up resistors to VDD are provided on all inputs, and output buffers consist of open drain devices with source connected to VSS. The product is fabricated with P-channel ion implanted MOS technology and is packaged in a 28 lead dual in-line plastic package.

## TYPICAL APPLICATIONS

Organ Rhythm Sections, Portable Rhythm Units, Automatic Chording Systems, Walking Bass.

## OPERATIONAL DESCRIPTION

A block diagram of the S9660 appears in Figure 1, along with a typical timing diagram in Figure 2. All rhythm patterns, feature patterns, and counter cycle lengths are user programmable.

## CLK Input (pin 11):

A clock frequency from an external oscillator is supplied to this pin to provide the timing information to the 6 bit rhythm counter. As this frequency is varied, the speed, or tempo, of the generated rhythm is varied.

As indicated in the block diagram, the CLK input is divided by two and then applied to the 6 stage counter. This means that each of the output bit periods is equal to two input clock periods. For example, if the rhythm counter is programmed to recycle every 48 bits, and the cycle is divided into two measures of 4 beats each, then each beat contains 6 bits; if the CLK input frequency is 30 Hz , then, rhythm timing will be 15 bits per second, or 900 bits per minute, or 150 beats per minute.

## H Inputs (pins 13 through 21):

Normally pulled to VDD, application of a VSS level to any of the 9 H inputs enables one combination of voices that comprise a specific rhythm pattern. Any combination of patterns may be enabled simultaneously by applying $V_{S S}$ to other H inputs. The user must provide the desired voice pattern as a function of each $H$ pattern selected and of each bit time. This is programmed in the Voice Enable ROM.

## RST Input (pin 12):

Normally pulled to VDD, application of a VSS level to the RST input enables the rhythm counter. When RST is left unconnected, the binary divider ( $\div 2$ ) and the
rhythm counter chain are reset to count one, and all " $F$ " outputs are held in an off condition. When VSS is applied, the bit pattern selected for the first address of the ROM (count one) will activate the appropriate " $F$ " outputs. Subsequent clock pulses at the CLK input will cause the counter to advance its count as indicated in the timing diagram.

## A, B, C, D Inputs (pins 9, 8, 7, and 6):

These inputs control two functions, the selection of cycle length (or counter reset bit) and the bit patterns of the four G outputs. Normally pulled to VDD, these outputs may be selected (only one at a time) by applying VSS. A fifth condition called "default," or "N," occurs when none of the four $\mathrm{A}, \mathrm{B}, \mathrm{C}$, or D inputs is selected.

Up to five reset bits (or counter lengths) may be programmed so that five different counter lengths may be selected by use of $\mathrm{A}, \mathrm{B}, \mathrm{C}$, or D . These resets are programmed by the Reset ROM. This allows a $4 / 4$ rhythm to contain 64 bits and a $3 / 4$ rhythm to contain 48 bits, for example, so that when switching from a swing beat to a jazz waltz it is not necessary for the player to adjust the tempo control.

For each of the five A, B, C, D, or Default conditions there is a unique pattern supplied on the four $G$ outputs. This information is programmed into the Feature ROM.

F Outputs (pins 22 through 28):
When selected internally by the Voice Enable ROM, these seven open drain outputs provide a low resistance path to VSS. These outputs are suitable for driving a transistor interface to electronic rhythm voice generators. Decode spikes may appear at the F outputs, though they are of short enough duration ( $<80 \mu \mathrm{~s}$ ) that most instrument voice generators would be unaffected.

G Outputs (pins 1, 2, 3, and 4):
When selected internally by the Feature ROM, the four open drain $G$ outputs provide a low resistance path to VSS. Five distinct patterns are available on each of the outputs and are selected by the A, B, C, D, inputs. The decode spikes mentioned in the " $F$ " output paragraph may also be present in the " $G$ " outputs.

## ABSOLUTE MAXIMUM RATINGS

| Positive voltage on any pin | VSS +0.3 Volts | Storage temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- | ---: |
| Negative voltage on any pin | VSS -28 Volts | Operating Ambient Temperature | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

## ELECTRICAL SPECIFICATIONS

$\left(0^{\circ} \mathrm{C} \leqslant \mathrm{t}_{\mathrm{a}} \leqslant 70^{\circ} \mathrm{C} ;-10\right.$ Volts $\geqslant \mathrm{V} \mathrm{DD} \geqslant-14$ Volts unless otherwise specified $)$

| SYMBOL | PARAMETER | MIN | MAX | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Input logic "0" | VDD | VDD +2.0 | Volts | See Note 1 |
| VIH | Input logic " 1 " | VSS - 0.7 | VSS | Volts |  |
| $\mathrm{V}_{\text {CLK }}$ | Input logic "0" (CLK input) | VDD | $\mathrm{VDD}+1.0$ | Volts |  |
| $\mathrm{VCLK}_{\mathrm{H}}$ | Input logic "1" (CLK input) | VSS - 0.7 | VSS | Volts |  |
| $t_{c r}$, $t_{c f}$ | CLK input rise and fall time |  | 100 | $\mu \mathrm{s}$ | Measured at $10 \%$ to $90 \%$ of VDD |
| $\mathrm{f}_{\mathrm{c}}$ | Clock frequency (CLK input) | DC | 5K | Hz |  |
| VOL | Output logic "0" |  |  |  | See Note 2 |
| VOH | Output logic "1" | VSS - 2.0 | VSS | Volts | $\begin{aligned} & \text { VDD }=-12.0 \text { Volts } \\ & \text { I out }=1 \mathrm{~mA} \text { maximum } \end{aligned}$ |
| P | Average power dissipation |  | 300 | MW | Measured at $25^{\circ} \mathrm{C}$ |

NOTES: 1. Internal $5 \mu A$ minimum pullup to $V_{D D}$ is provided.
2. External load to $V_{D D}$ is required.

## PROGRAMMING INSTRUCTIONS

Programming of the S 9960 is a straightforward process requiring the user to supply a total of 110 cards. There are three ROM sections to be programmed, the Reset ROM, the Feature ROM, and the Voice Enable ROM. Detailed instructions for punching the cards required to program these three ROMs are supplied below. In column $72-80$ of each card, as described below, two numbers appear - CXXXX and NNN. The CXXXX is a number to be given to the user by AMI prior to punching the card deck, and NNN is the sequence number of the card.

## RESET ROM:

A total of five cards are required to program the reset ROM. Their card numbers are 001 through 005. Each card
determines at what bit the rhythm counter will reset (i.e., the number of bits per cycle) for one of the five electrically selected conditions, $\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}$, or $\mathrm{N}(\mathrm{N}=\overline{\mathrm{ABCD}})$. Card 001 corresponds to N, 002 to D, 003 to C, 004 to B, and 005 to A.

## Columns Contents

1-64 Enter a " 1 " for the last bit before an internal reset occurs and for all subsequent bits through 64.

CXXXX - To be assigned by AMI, as stated above.
78-80 Enter number of the card (001 through 005).
Example: If card 003 has all ones in columns 48 through 64 , then whenever the C input is selected, the rhythm generator will reset at the end of bit 48 , giving a 48 bit cycle length.

FIGURE 1.
DETAILED
BLOCK DIAGRAM


FIGURE 2. TIMING DIAGRAM


## FEATURE ROM:

A total of 42 cards are required to program the feature ROM. The cards are grouped in pairs, and each pair determines the bit pattern that will appear on a given $G$ output for a given $\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}$, or N input selection. The G1 output is programmed by cards $6-15$, G2 by cards $16-25$, G3 by cards $26-35$, and G4 by cards $36-45$. Cards 46 and 47 must be present, but they are not used to program any $G$ outputs.

The five pairs of cards corresponding to each output are arranged so that the bit pattern programmed by the first pair will be selected by the A input, the second by B , and the third, fourth and fifth by C, D, and N, respectively. For example, if input C is selected, the bit pattern appearing at the G 2 output would be that programmed by cards 20 and 21 .

First card in pair (21 cards: $6,8,10, \ldots, 44$ ):
Column 1-50 - First 50 bits of 64 ; enter a " 1 " at the location of each bit where an active output is desired.
Second card in pair ( 21 cards: $7,9,11, \ldots, 45$ ):
Column 1-14 - Last 14 bits of 64 ; enter a " 1 " at the location of each bit where an active output is desired.
Card 46:
Columns 1 -- 50 - Enter nothing.
Card 47:
Columns 1-14-Enter nothing.
Column 16-20:
Cards 7, 17, 27, 37 - . . . . . . . . . . . . . Enter "10000."
Cards 9, 19, 29, 39 - . . . . . . . . . . . . . Enter "01000."
Cards 11, 21, 31, 41 - . . . . . . . . . . . . Enter "00100."
Cards 13, 23, 33, 43 - . . . . . . . . . . . . Enter "00010."
Cards $15,25,35,45-\ldots . . . . . . . . . .$. Enter "00001."
Card 47 - . . . . . . . . . . . . . . . . . . . . Enter "00000."
Column 22-28:
Cards 7, 9, 11, 13, 15 - . . . . . . . . . Enter "1000000."
Cards 17, 19, 21, 23, 25 -- . . . . . . . Enter "0100000."
Cards 27, 29, 31, 33, 35 -- . . . . . . . Enter "0010000."
Cards 37, 39, 41, 43, 45 - . . . . . Enter "10001000."
Column 72 - 76 (all cards) - . . . . . . . . . . . Enter CXXXX (as assigned by AMI).
Column 78 - 80 (all cards) -- . . . . . . . . . Enter card number
(006 through 047).

## VOICE ENABLE ROM:

This ROM is programmed by a total of 63 cards, numbered 048 through 110. The cards are in nine groups (H1, H2, . . , H9) of seven cards each (F1, F2, . . , F7).

| Card | Input | Outputs |
| :---: | :---: | :--- |
| $048-054$ | H1 | F1 through F7 in order |
| $055-061$ | H2 | F1 through F7 in order |
| $062-068$ | H3 | F1 through F7 in order |
| $069-075$ | H4 | F1 through F7 in order |
| $076-082$ | H5 | F1 through F7 in order |
| $083-089$ | H6 | F1 through F7 in order |
| $090-096$ | H7 | F1 through F7 in order |
| $097-103$ | H8 | F1 through F7 in order |
| $104-110$ | H9 | F1 through F7 in order |

## Column

1-64 Enter a " 1 " for each bit where the selected H should turn on the desired F output.

67-68 Voice number (F1, F2, F3, F4, F5, F6, or F7).
72-76 Enter CXXXX (as assigned by AMI).
$78-80 \quad$ Enter card number (046 through 110).

## CUSTOMIZING THE S9660:

The S9660 has been designed to offer a wide variety of features for use in both low cost rhythm units and electronic organs. It is possible, however, in many circumstances to modify this part to fit particular applications.

A few examples of such modifications are the addition of an additional F output in place of an H pattern input and vice versa, the blanking of $50 \%$ of the output pulsewidth, and the addition of more G outputs. To minimize cost, this circuit may be supplied in a smaller package if some of the existing features are not needed.

These modifications may be readily accomplished by minor changes to the bonding of the circuit. To determine if a proposed feature set is feasible, consult AMI's Application Department.

Watch/Clock Circuits

## Watches/Clocks Circuits

| Part No. | Description | Power Supply (V) | Process | Packages |
| :---: | :---: | :---: | :---: | :---: |
| S1424A | Five-function (3112-digit) Watch | +1.5 | CMOS | Die |
| S1424C | Five-function ( 3112 -digit) Watch | +1.5 | CMOS | Die |
| S1425A | Five-function (31212-digit) Watch | +1.5 | CMOS | Chip Carrier |
| S1427A | Five-function ( 3112 -digit) Watch | +1.5 | CMOS | P |
| S1856 | LED/Gas D. Auto Clock ( $31 / 2$ digits) | +6 to +16 | P-I ${ }^{2}$ | P |
| S1998A | $50 / 60 \mathrm{~Hz}$ Line Clock (4 digits) LED | +8 to +26 | $\mathrm{P}-\mathrm{I}^{2}$ | P |
| S1998B | 50/60 Hz Line Clk.-Gas Discharge | +8 to +33 | $\mathrm{P}-\mathrm{I}^{2}$ | P |
| S1998C | $50 / 60 \mathrm{~Hz}$ Line Clk.-Fluorescent | +8 to +26 | P-I ${ }^{2}$ | P |

## Future Products

## LCD WATCH CIRCUITS

(S2733) - 4-digit, 6-function
6-digit, 7-function
6-digit, multi-function
CLOCK RADIO CIRCUIT
High feature circuit for use with LED, fluorescent and gas discharge displays

## AUTO CLOCK CIRCUIT (S2709)

12V Auto Clock Circuit for use with fluorescent display
( 4 m Hz crystal input)

AMERICAN MICROSYSTEMS, INC.


## FEATURES

- Drives Standard 3½ Digit Display
- 12 Month Calendar Memory
- One Push Button Controls Display
- Uses Single 1.5V Battery
- Displays Time, Month-Date, or Seconds
- Additional Alternating Time/Date Display Mode
- Voltage Doubler or Tripler LCD Drive Options


## FUNCTIONAL DESCRIPTION

The AMI S1424A/S1425A/S1427A/S1424C is a single chip, silicon gate CMOS watch circuit designed to drive a $31 / 2$ digit, field effect, liquid crystal display. Hour and minutes or seconds can be displayed continuously. Month and date are displayed on interrogation. A continuous display alternating
between time and date is also selectable (see operating modes above).

Only two single pole single throw switches are required to accomplish all display and setting functions. The circuit provides a full calendar function which needs to be reset only once every four years.

Display Operation is illustrated on page one. Operation in either the normal or alternating display mode is selected by the Set button during setting of the watch. When operating in the normal mode, the display initially shows hours and minutes. The absence of a colon distinguishes the Month-Date display from the Hour-Minute and Seconds display. The Seconds display is obvious as only the last two digits are used and the display is incrementing once per second.
All display and setting operations are controlled by two inputs. the Display input and the Set input. In Normal Operation only the Display input is used. Both inputs have an internal pulldown to $-\mathrm{V}_{\mathrm{L}}$ so that a single pole, single throw contact may be used.

## DATE DISPLAY

The date is displayed in the normal operating mode by pushing the display button until the readout changes to Month-Date ( $1 / 2 \mathrm{sec}$. max.). The circuit will readout Month-Date for 2 to 3 seconds and return to Hours-Minutes automatically. If readout of Month-Date in excess of 2 seconds is desired, the display button is held in the depressed condition for the required time period. Upon release of the display button, the readout will return to Hour-Minute.

## TESTING

A test input (TST) is furnished to facilitate high speed testing of the circuit. An internal pulldown to $\mathrm{V}_{\mathrm{L}}$ allows this pin to float during normal operation.

## SECONDS DISPLAY

In the normal operating mode the display button is pushed twice within two seconds to change from an Hour-Minutes readout to Seconds. The first press of the display button changes the readout to Month-Date. Pressing the display button again while Month-Date is being displayed causes the readout to change from Month-Date to Seconds. Once Seconds appears, the display button is released and Seconds will be shown continuously. Pressing the display button a third time will return the readout to Hours-Minutes. This scheme allows all information to be viewed using one push button input and Seconds to be viewed without continually pressing a button. Seconds display in the alternating display mode is described below.

## ALTERNATING TIME/DATE DISPLAY

In the alternating display mode, the watch will alternately display Hours-Minutes then Month-Date for two seconds intervals. Pushing the display button will call up seconds. Another push restores the alternating Time/Date display.

## SHUTDOWN

A shutdown input (SD) is provided to reduce power consumption of the watch module during storage. When this input is connected to $\mathrm{V}_{\text {SS }}$ the oscillator is stopped and all other node voltages within the CMOS chip are held constant.

## SETTING OPERATION

Five setting states and two normal operating states are included in the setting sequence. Each state is uniquely identified by the display as shown below. Hours, minutes, and seconds are distinguished from month and date by the colon. In the hours set mode the fourth digit is either an A or P to indicate AM or PM.


Only the set input is required to select the desired setting state. Connecting the Set input repeatedly to $\mathrm{V}_{\text {SS }}$ causes the circuit to advance through its set and run states at the rate of one state per Set switch closure. When the display is in the desired setting state the display button is used to set the displayed quantity. Connecting the display input to $\mathrm{V}_{\mathrm{SS}}$ causes the selected quantity (month, date, hours or minutes) to be advanced at the rate of one unit per second. In all seting states, timekeeping is not interrupted nor is any counter advanced until the display button is depressed. In all setting states except minutes, only the quantity being displayed can be changed and that change cannot happen until the display button is depressed. In the set minutes state, seconds are reset to zero and held when minutes are advanced. After minutes are set and the display is returned to the run mode, the colon is held on. Seconds counting is resumed from zero by pressing the display button.

## SETTING OPERATION

## Detailed Procedure

To set the watch, use the following procedure (it is assumed the watch is in the Normal Operating state):

1. Depress the Set button. Circuit will advance to the alternating Time/Date operating mode.
2. Depress the Set button until the display shows Month (shown in left most digits). Release the Set button.
3. Depress the Display button to advance Month to the proper value. Release the Display button.
4. Depress the Set button until the display shows Date (in right most digits). Release the Set button.
5. Depress the Display button to advance Date to the proper value. Release the Display button.
6. Depress the Set button until the display shows Hours (shown in left most digits), and A or P (shown in right most digit. Release the Set button.
7. Depress the Display button to advance Hours to the proper value. Release the Display button.
8. Depress the Set button until the display shows minutes (shown in right most digits) and colon. Release the Set button.
9. Depress the Display button to advance minutes to approximately one minute past the present time. Release the Display button. Depressing the Display button also resets the seconds counter to zero and hold.
10. Depress Set button until the display shows hours and minutes. Release the Set button.
11. When time reaches the start of the minute set in step 9 (showing on display), depress the Display button. The seconds counter is then started and the watch is in normal operation.

## FUNCTIONAL DESCRIPTION OF INPUTS/OUTPUTS

- Setting Sequence Advance Button
- Date, Seconds Display/Counter Advance Button
- Oscillator Shutdown Control
$\mathrm{V}_{\mathrm{H}}$
VSS
- Divider Voltage Supply (-1.5V)
- LCD Driver Voltage Supply (-4.5V)
- Most Positive Voltage Supply

TST
BP
CAP 2, CAP 3
CAP 1,512

OSC $_{\text {IN }}$
OSCOUT

- High Speed Test Control Input
- 32 Hz Backplane Driver
- Voltage Tripler Capacitor Connection
- Voltage Doubler/Tripler Capacitor Connection
- Gate of Oscillator Inverter
- Output of Oscillator Inverter



## ABSOLUTE MAXIMUM RATINGS

| Storage chip temperature | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | Negative Voltage (on TST, OSCOUT, OSC |  |
| :--- | ---: | ---: | ---: |
| Operating, |  |  |  |
| Positive Voltage on any pin | $-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 512 Hz, DISPLAY, SET, SD) | $\mathrm{V}_{\mathrm{L}}-0.3 \mathrm{~V}$ |
|  | +0.3 V | Negative Voltage on all other pins | $\mathrm{V}_{\mathrm{H}}-0.3 \mathrm{~V}$ |

## SPECIFICATIONS

$\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{L}}=-1.5 \pm 5 \%, \mathrm{~V}_{\mathrm{H}}=-2.9 \mathrm{~V}\right.$ to $\left.-4.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{FREQ}=32768 \mathrm{~Hz}\right)$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VS | Starting Voltage | -1.45 | - 1.1 |  | Volts |  |
| R (SEG) | Segment Resistance Both States |  | 20 |  | Kohm | $\mathrm{I}_{0}=10 \mu \mathrm{~A}$ |
| R (BP) | Back Plate Resistance Both States |  | 6 | 12 | Kohm | $\begin{aligned} & \mathrm{I}=10 \mu \mathrm{~A} \text { to } \mathrm{V}_{\mathrm{H}} \\ & \text { or } \mathrm{V}_{\mathrm{SS}} \end{aligned}$ |
| $\mathrm{R}_{\mathrm{H}}(512)$ | 512 Hz on Resistance to VSS |  | 5 | 17 | Kohm | $\mathrm{I}_{0}=10 \mu \mathrm{~A}$ |
| $\mathrm{R}_{\mathrm{L}}(512)$ | 512 Hz on Resistance to $\mathrm{V}_{\mathrm{L}}$ |  |  | 13 | Kohm | $\mathrm{I} 0=10 \mu \mathrm{~A}$ |
| PW (512) | Pulse Width |  | 976 |  | $\mu \mathrm{s}$ |  |
| IL | - VL Supply Current |  | 2.8 | 6.0 | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\mathrm{H}}$ | - VH Supply Current |  |  | 1.0 | $\mu \mathrm{A}$ | Outputs open ckt |
| $\mathrm{V}_{\mathrm{H}}$ | Display Drive Voltage |  | 4.5 | 12.0 | Volts | $\mathrm{C}_{2}=.05 \mu \mathrm{~F}$ |
| IIN | Input Current (Display Set) |  |  | 1.0 | $\mu \mathrm{A}$ | Input connected to VSS |
|  | (Shutdown) |  |  | 0.5 | $\mu \mathrm{A}$ | Input connected to VSS |
| RINOSC IN | Resistance to $\mathrm{V}_{\mathrm{L}}$ |  | 250 |  | $\mathrm{K} \Omega$ | During Shutdown |


| CRYSTAL REQUIREMENTS |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :---: | :--- | :--- | :--- | :---: |
| $\mathrm{F}_{\mathrm{a}}$ | Oscillator Frequency |  | 32.768 |  | kHz | Typical Crystal |  |
| $\mathrm{R}_{\mathrm{s}}$ | Series Resistance |  | 40 |  | Kohms | is AMI's |  |
| $\mathrm{C}_{\mathrm{M}}$ | Motional Capacitance |  | .003 |  | pF | S23210 Series |  |
| $\mathrm{C}_{\mathrm{L}}$ |  |  | 10 |  | pF |  |  |
| Q |  |  |  | K |  |  |  |



|  |  |
| :---: | :---: |
|  |  |

AMERICAN MICROSYSTEMS, INC.


## FUNCTIONAL DESCRIPTION

The S1856 Digital Clock provides the circuitry to implement a 4 digit time keeper with separate elapsed time counter. It is an MOS LSI circuit consisting of down counters, combinational logic, BCD to 7 -segment decoder and output buffer transistors in a 40 pin DIP. The circuit has a separate output pin to drive each segment of a Liquid Crystal Display directly. However if the LED mode of operation is selected, only the HRS x 10 and F3 through A3 outputs are used to provide segment drive current. In this mode of operation segment drivers F3 through

A3 are multiplexed at $25 \%$ duty cycle to provide MINUTES, 10's of MINUTES and HOURS information.

The ELAPSED TIME COUNTER can be reset and displayed separately without affecting the state of the time keeper. The ELAPSED TIME COUNTER has the added feature of displaying SECONDS, 10's of SECONDS and MINUTES automatically during the first 10 minutes after a reset has occurred. The counter will then display MINUTES, 10's of MINUTES, HOURS and 10's of HOURS for the remainder of its 20 hour capacity.

## OPERATIONAL DESCRIPTION

The clock circuit block diagram is shown on the previous page. The input transistor of the circuit forms an oscillator circuit with an external quartz crystal and a few other components (see application drawings). The resultant 262.144 kHz signal is amplified and clipped in the input stage. A chain of binary down counters divides the square wave frequency by 256 to supply two complementary outputs, $\emptyset 1$ and $\emptyset 2$ at 1024 Hz . These low impedance outputs can drive an external voltage doubler as well as allow an accurate frequency tuning on the oscillator.

Next a divide by four stage produces a 64 Hz signal from which the three strobes $\mathrm{Sb} 1, \mathrm{Sb} 2$, and Sb 3 are generated. The strobe generator also contains logic to synchronize the display outputs with the external strobes as well as control the segments for Liquid Crystal Display operation. The 64 Hz signal also inputs to a divide by 64 stage to produce a 1 Hz signal which inputs to both the TIME COUNTER and the ELAPSED TIME COUNTER.
The TIME COUNTER contains the binary stages and the decoding logic to generate the BCD code for MINUTES, HOURS and HRS x 10. This data is strobed into the BCD to 7 -segment DECODER and loaded into the output buffers in synchronization with the appropriate strobe, $\mathrm{Sb} 1, \mathrm{Sb} 2$ or Sb 3 .
The ELAPSED TIME COUNTER functions similarly to the TIME COUNTER with the additional decoding of SECONDS and 10's of SECONDS to the display instead of HRS and HRS x 10 during the first 10 minutes after reset.
An internal connection to VDD supply at pin 37 holds the clock in the liquid crystal mode and the outputs are interfaced directly with the LCD as shown in Figure 2 below.
To assure longevity of the LCD display, a 64 Hertz signal is applied to the individual segments. When the applied segment signal is in-phase with the 64 Hertz backplate (LCD common
18:8


FIG. 2 LCD OUTPUT DRIVE
terminal) voltage, no visibility occurs. When the applied signal is $180^{\circ}$ out of phase with the backplate voltage, visibility occurs. The waveforms shown in Figure 2 represent these conditions.
The backplate voltage is generated by buffering the signal which drives the timing counters. This assures that visibility of the display will not occur through synchronizing problems or rise and fall time differences.
The phase of the segment outputs is generated from the contents of data latches and buffer circuits. This provides an active pull-up or pull-down to both terminals of the segments at all times, thus eliminating the effect of capacitive coupling across the LCD segment. (See Figure 2)
When pin 37 is connected to $V_{S S}$ the multiplexed mode of operation is selected. An ON segment in this mode is driven by a pull-down to $\mathrm{V}_{\mathrm{SS}}$ which is true during its appropriate strobe time as shown in Figure 3 below.


A typical LED interface circuit is shown below in Figure 4. In this mode the HRS x 10 digit is a steady state DC output and can be used at any of the 3 strobe times.


FIG. 4 MOS/LED INTERFACE

## FUNCTIONAL DESCRIPTION OF INPUTS

VSS Positive voltage supply return line for circuit.
Y Oscillator pull-up resistor connection. A $10 \mathrm{~K} \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}$ from this pin serves as the 262.144 kHz oscillator load.
$\mathrm{X} \quad$ Oscillator input pin. Provides amplification at oscillation frequency of the output from the external crystal and RC network.
CLR Master Clear. Resets all counters to zero when connected to VSS.
ADV. MIN. Sets MINUTES with carry to MINUTES x 10 at a one per second rate when connected to $V_{S S}$.
RSTET Displays contents of ELAPSED TIME COUNTER when connected to VSS, otherwise time of day is displayed.
VOD Negative power supply input for output buffers only. Allows display to be turned off while internal clock counters continue to operate.

ADV. HRS. Sets HRS with carry to HRS x 10, at a one per second rate connected to $\mathrm{V}_{\mathrm{SS}}$.

LED/LQ Mode select pin. When connected to $\mathrm{V}_{\mathrm{SS}}$ the LED mode is selected. In this mode the three strobe outputs are used to multiplex outputs A3 through F3 to drive MINUTES; MINUTES x 10 and HRS x 10 digits. This occurs at 64 Hz $25 \%$ duty rate. In this mode outputs A1 through F1 and A2 through F2 remain off at negative supply level, VOD.

VDD Negative power supply input for internal logic can be connected to VOD for single supply operation.

TEST
BYPASS
When connected to $V_{S S}$ time counters advance at 1024 x normal rate. Used for automatic testing of the clock circuitry.
$\overline{\mathrm{CM}} \mathrm{Sb} 2$ Drives colon in Liquid Crystal mode and serves as MIN x 10 digit strobe in LED mode. Voltage swing $V_{S S}$ to $V_{O D}$.
CAL OUT Calendar advance output. This pin has internal pulldown to VSS only for stepping motor interface. An external $30 \mathrm{k} \Omega$ resistor may be connected to VOD to drive an external latch for AM-PM display.
CM Sb1 Drives display back plan in LIQUID CRYSTAL mode and serves as MINUTES digit strobe in LED mode. Voltage swing VSS to VOD.


7 SEGMENT CALL OUT

## ABSOLUTE MAXIMUM RATINGS:

| Positive Voltage on any Pin | S +0.3 V |
| :---: | :---: |
| Negative Voltage on any Pin | VSS -28 V |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature | $-40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ |

DYNAMIC CHARACTERISTICS
$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}-6 \mathrm{~V}$ to $-16 \mathrm{~V}, \mathrm{~V}_{\mathrm{OD}}-5 \mathrm{~V}$ to $\left.-28 \mathrm{~V}\right)$

|  | Min. | Typ. | Max. | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ ( OSC X) | $\mathrm{V}_{\mathrm{DD}}$ |  | $\mathrm{v}_{\text {SS }}-6$ | Volts | An internal |
| $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {SS }}-1$ |  | $\mathrm{V}_{\text {SS }}+0.3$ | Volts | resistor of |
| $\mathrm{V}_{\mathrm{IH}}$ (Control) | $\mathrm{v}_{\text {SS }}-0.5$ |  | $\mathrm{V}_{\text {SS }}+0.3$ | Volts | $700 \mathrm{~K} \Omega$ (typical) |
| $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {DD }}$ |  | $\mathrm{V}_{\text {SS }}-6$ | Volts | to $V_{D D}$ is provided for all control inputs. |
| VOH (Outputs) | VSS - 1 |  |  | Volts | Open circuit |
| VOL |  |  | $\mathrm{V}_{\text {DD }}$ | Volts | Open circuit |
| IDD |  | 10 | 15 | mA | $\mathrm{V}_{\mathrm{DD}}-14 \mathrm{~V}$ |
| IDD |  | 10 |  | mA | $\mathrm{V}_{\mathrm{DD}}-6 \mathrm{~V}$ |

## TYPICAL PERFORMANCE CHARACTERISTICS



APPLICATION DATA



## FEATURES

## Lowers System Cost

- Direct LED Drive - S1998A
- Direct GAS DISCHARGE Drive - S1998B
- Direct FLUORESCENT Drive - S1998C
- Clock Input Noise Rejection Circuitry on Chip

Provides Bright Uniform LED Display - S1998A

- $12.5 \mathrm{~mA} /$ Segment - Weighted Average over 12 hour period in 12 hour mode


## Universally Applicable

- 50 or 60 Hz Inputs
- 12 or 24 Hour Mode
- AM/PM Indication in 12 Hour Mode


## Multiple Sources

- Pin Compatible with S1998, MM 5316, MM 5387, EA 5316, FCI 3817, TMS 1951
- Alternate to MM 5384, MM 5385/5386, MK 50380, MK 50365/50366, CK 3300/3400

Provides Versatility

- Reset-to-zero capability, for elapsed time and also count-down timers
- Blanking Control allows parallel use of multiple circuits with single display (MULTIPLE EVENT TIMER)


## Additional Features

- Power Failure Indication
- 1 Hz Output Blanking
- Presettable 59-Minute Count-Down Timer
- Alarm with Unlimited Snooze Repeat


## FUNCTIONAL DESCRIPTION.

The S1998A/B/C are three improved versions of the industry-standard S1998 digital alarm clock radio circuit. The S1998A can be directly substituted for the S1998 in high current/low voltage display applications (e.g. common cathode LED displays) where the common source line is connected to $V_{\text {SS }}$. For higher voltage displays such as gas discharge, the S1998B should be selected; for fluorescent displays the S1998C is appropriate. The circuits interface directly with both solid state and fluorescent/gas discharge displays. The timekeeping function will operate from either a 50 Hz or 60 Hz input and display output may be in either 12 -hour or 24 -hour format.

The circuits are monolithic integrated circuits using P Channel, low threshold enhancement mode and ion-implanted depletion mode devices. They are packaged in 40 -lead dual-inline silicone plastic packages.

Outputs consist of display drivers, sleep delay (e.g.,timed radio turnoff), and alarm enable. Power failure indication is provided to inform the user that incorrect time is being displayed. Setting the time cancels this indication. The devices operate over a power supply range of 8 to 26 volts (S1998A/C) or 8 to 35 volts ( S 1998 B ) and do not require regulated supplies.

Clock input noise rejection circuitry eliminates the need for externally filtering the line frequency input. Reset-to-zero circuitry is included for timer/elapsed time applications, and the blanking control allows use of several circuits in parallel with a single display (multiple event timing).

## TYPICAL APPLICATIONS

Alarm Clocks, Clock Radios, Desk Clocks, Appliance Timers and Elapsed Timers for Industry, Photography, Sports and Avionics.

## OPERATIONAL DESCRIPTION

A block diagram of the S1998A/B/C digital alarm clock circuit is shown on page 1 . The various display modes provided by the circuit are shown in Table 1; functions of the setting controls are listed in Table 2.
$50 / 60 \mathrm{~Hz}$ input (pin 35): A noise rejection circuit is provided to allow use of either 50 Hz or 60 Hz unfiltered sine wave input. The noise rejection circuitry uses a Schmitt trigger with a clamp to limit negative excursions in excess of $V_{D D}$. When used with a $1 \mathrm{M} \Omega$ resistor the circuit will reject line transients that could cause the clock to gain time or cause damage to the circuit. The output of the circuit is shaped and drives a counterchain which performs the timekeeping function.

50 or 60 Hz Select Input (pin 36): A programmable prescale counter divides the input line frequency by either 50 or 60 to obtain a $1-\mathrm{pps}$ time base. This counter is programmed to divide by 60 simply by leaving pin 36 unconnected; pull-down to $\mathrm{V}_{\mathrm{DD}}$ is provided by an internal resistor: Operation at 50 Hz is programmed by connecting pin 36 to $\mathrm{V}_{\mathrm{SS}}$.

Display Mode Select Inputs (pins 30 thru 32): In the absence of any of these three inputs, the display drivers present time-of-day information to the appropriate display digits. Internal pull-down resistors allow use of simple SPST switches to select the display mode. If more than one mode is selected, the priorities are as noted in Table 1. Alternate display modes are selected by applying $\mathrm{V}_{S S}$ to the appropriate pin. As shown in the Block Diagram (Figure 1) the code converters receive time, seconds, alarm and sleep information from appropriate points in the clock circuitry. The Display Mode Select Inputs control the gating of the desired data to the code converter inputs and ultimately (via output drivers) to the display digits.

Time Setting Inputs (pins 33 and 34): Both fast and slow setting inputs are provided: These inputs are applied either singly or in combination to obtain the control functions listed in Table 2. Again, internal pull-down resistors are provided; application of $V_{S S}$ to these pins affects the control functions. Note that the control functions are dependent on the selected display mode. For example, a hold-time control function is obtained by selecting seconds display and actuating the slow set input. As another example, for elapsed time or timer applications, the clock time may be reset to 0:00:00 in the 24-hour format (12:00:00 AM in the 12-hour format) by selecting seconds display and simultaneously actuating both slow and fast set inputs.

Blanking Control Input (pin 37): Connecting this Schmitt trigger input to $\mathrm{V}_{\mathrm{DD}}$ places all display drivers in a non-conducting, high-impedance state, thereby inhibiting the display. See Figure 2. Conversely, VSS applied to this input enables the display.

Output Common Source Connection (pin 23): All display output drivers are open-drain devices with all sources common to pin 23 (Figure 2). When using fluorescent tube displays, brightness control is achieved by use of the Blanking Voltage, as shown in Figure 10. For gas discharge applications (S1998B) common source should be connected to $\mathrm{V}_{\mathrm{DD}}$ externally (see Figure 9).

When using LED displays the S1998A is connected as shown in Figure 4 to provide direct drive to the display. The 16 to 26 volt $\mathrm{V}_{\mathrm{DD}}$ supply insures low output on resistance. The resistor $\mathrm{K}_{\text {LED }}$ limits the common source current to 200 mA average. (Note: A transistor may be substituted for R RED to provide a brightness control.) To achieve this current drive capability, the common source of the S1998A is internally connected to $\mathrm{V}_{\text {SS }}$. The common source (pin 23) must be connected to the power supply in the user's application; any connection to $\mathrm{V}_{\mathrm{SS}}(\operatorname{pin} 28)$ is optional.

12 or 24 Hour Select Input (pin 38): By leaving this pin unconnected, the outputs for the most significant display digit ( 10 's of hours) are programmed to provide a 12 hour display format. An internal pull-down resistor is again provided.

Connecting this pin to $\mathrm{V}_{\mathrm{SS}}$ programs the 24 -hour display format. Also, the output connections (pins 1,2 and 40) are different for each format. Figure 3 illustrates these differences. In addition to displaying 10 's of hours, this digit provides an AM/PM indication ( 12 hour format only) and the power failure indication. In the 12 -hour format, AM indication is provided by segment " $f$ "; PM indication by segment "e." The power failure indication consists of a flashing of the AM or PM indicator at a 1 Hz rate. A fast or slow set input resets an internal power failure latch and returns the display to normal. In the 24 -hour format, the power failure indication consists of flashing segments "a", "d", "e", "g" of the HR x 10 digit.

Alarm Operation and Output (pin 25): The alarm comparator (Figure 1) senses coincidence between the alarm counter (the alarm setting) and the time counters (real time). The comparator output is used to set a latch in the alarm and sleep circuits. The latch output enables the alarm output driver (Figure 2), the S1998 output that is used to control the external alarm sound generator. The alarm latch remains set for 59 minutes during which the alarm will sound if the latch output is not temporarily inhibited by another latch set by the snooze input (pin 24) or reset by the alarm off input (pin 26).

Snooze Input (pin 24): Momentarily connecting pin 24 to $\mathrm{V}_{\mathrm{SS}}$ inhibits the alarm output for between 8 and 9 minutes after which the alarm will again be sounded. This input is
pulled down to $V_{D D}$ by an internal resistor. The snooze feature may be repeatedly used during the period in which the alarm latch remains set.

Alarm Off Input (pin 26): Momentarily connecting pin 26 to $\mathrm{V}_{\mathrm{SS}}$ resets the alarm latch and thereby silences the alarm. This input is also returned to $V_{D D}$ by an internal resistor. The momentary alarm off input also readies alarm latch for the next comparator output, and the alarm will automatically sound again in 24 hours (or at a new alarm setting). If it is desired to silence the alarm for a day or more, the alarm off input should remain at $V_{S S}$.

Sleep Timer and Output (pin 27): The sleep output at pin 27 can be used to turn off a radio after a desired time interval of up to 59 minutes. The time interval is chosen by selecting the sleep display mode (Table 1) and setting the desired time interval (Table 2). This automatically results in a current source output via pin 27 , which can be used to turn on a radio (or other appliance). When the sleep counter, which counts downwards, reaches 00 minutes, a latch is reset and the sleep output current drive is removed, thereby turning off the radio. This turn-off may also be manually controlled (at any time in the countdown) by a momentary $\mathrm{V}_{\mathrm{SS}}$ connection to the snooze input (pin 24). The output circuitry is the same as the alarm output (Figure 2).


FIGURE 2. OUTPUT CIRCUITS
*Output Common Source Bus (Pin 23)


FIGURE 3. WIRING CONNECTIONS - 10'S OF HOURS DIGIT

TABLE 1. DISPLAY MODES

| *SELECTED <br> DISPLAY MODE | DIGIT NO. 1 | DIGIT NO. 2 | DIGIT NO. 3 | DIGIT NO. 4 |
| :--- | :--- | :--- | :--- | :--- |
| Time Display | 10's of Hours \& AM/PM | Hours | 10 's of Minutes | Minutes |
| Seconds Display | Blanked | Minutes | 10'sof Seconds | Seconds |
| Alarm Display | 10's of Hours \& AM/PM | Hours | 10's of Minutes | Minutes |
| Sleep Display | Blanked | Blanked | 10's of Minutes | Minutes |

[^9]TABLE 2. SETTING CONTROL FUNCTIONS

| SELECTED |
| :---: | :--- | :--- |
| DISPLAY MODE |$\quad$| CONTROL |
| :---: |
| INPUT |$\quad$ CONTROL FUNCTION

*When setting time sleep minutes will decrement at rate of time counter, until the sleep counter reaches 00 minutes (sleep counter will not recycle).


## S1998A

## ABSOLUTE MAXIMUM RATINGS

| Positive Voltage on any Pin | $V_{S S}+0.3 \mathrm{~V}$ | Storage Temperature | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- | :--- |
| Negative Voltage on any Pin | $\mathrm{V}_{\text {SS }}-30 \mathrm{~V}$ | Operating Ambient Temperature | $-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

## S1998A CONTINUED

## STATIC CHARACTERISTICS

$\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=+21 \pm 5 \mathrm{~V}=\mathrm{V}_{\mathrm{COM}}{ }^{*} ; \mathrm{V}_{\mathrm{DD}}=\mathrm{GROUND} ;\right.$ Common Source $+\mathrm{V}_{\mathrm{SS}}$ Internally connected).

|  | MIN | TYP | MAX | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Current |  | 3.5 4 | 5 6 | mA mA | $\begin{aligned} & V_{S S}=+8 \mathrm{~V} \quad \text { (no output loads) } \\ & \mathrm{V}_{\mathrm{SS}}=+26 \mathrm{~V} \end{aligned}$ |
| $V_{\text {SS }}$ Range | + 8 |  | + 26 | V |  |
| $50 / 60 \mathrm{~Hz}$ Input: |  |  |  |  |  |
| Frequency | DC | 50 or 60 | 5K | Hz |  |
| Voltage |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ Logical High Level | $\mathrm{V}_{\text {SS }}-1$ |  | $\mathrm{V}_{\text {SS }}$ | V | Internal resistor to $\mathrm{V}_{\mathrm{DD}}$ on all |
| $\mathrm{V}_{\text {IL }}$ Logical Low Level | $\mathrm{V}_{\mathrm{DD}}$ |  | $\mathrm{V}_{\mathrm{DD}+1}$ | V | inputs except CLOCK, BLANK |
| Power Failure Detect Voltage: | 85 |  | 16 | V |  |
| Output Currents*: |  |  |  |  |  |
| PM (24 hr. Mode) |  |  |  |  | $\mathrm{V}_{\mathrm{SS}}=+16 \mathrm{~V}$ to +26 V |
| $\mathrm{I}_{\mathrm{OH}}$ Logical High Level | 32 |  |  | mA | $\mathrm{V}_{\text {OH }}=\mathrm{V}_{\text {SS }}-3 \mathrm{~V}$ |
| Iol Logical Low Level |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OL }}=\mathrm{V}_{\text {SS }}-10 \mathrm{~V}$ |
| 10's of Hours (b \& c) (12 hr Mode); 10's of Minutes (a \& d) |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{OH}}$ Logical High Level | 16 |  |  | mA | $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\text {SS }}-3 \mathrm{~V}$ |
| IoL Logical Low Level |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OL }}=\mathrm{V}_{\text {SS }}-10 \mathrm{~V}$ |
| All Other Display 10's of Hours (b \& c) (24 Hr. Mode) |  |  |  |  | ( 9 mA in 12-hour mode, with weighted average of 12.5 mA |
| PM (12 hr. Mode) |  |  |  |  | (see Note 1). |
| $\mathrm{I}_{\mathrm{OH}}$ Logical High Level (24 Hour Mode) | $8^{(1)}$ |  |  | mA | $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{SS}}-3 \mathrm{~V}$ |
| $\mathrm{I}_{\text {OL }}$ Logical Low Level |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OL }}=\mathrm{V}_{\text {SS }}-10 \mathrm{~V}$ |
| Alarm, Sleep |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{OH}}$ Logical High Level | 500 |  |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{SS}}-2 \mathrm{~V}$ |

${ }^{*} V_{\text {COM }}$ is the voltage on Pin 23
ICOM (pin 23 current) should not exceed 200 mA Average, $R_{\text {LED }}$ is chosen to provide this limit.
Note 1:
Output current is a function of the number of segments "ON", supply voltage, LED voltage, and $R_{L E D}$, where $R_{\text {LED }}$ is chosen to limit
total Common Source current to 200 mA average.
Minimum current per segment occurs at maximum number of segments "ON". In 12-hour mode, this is 21 segments at time 12:08; in
24-hour mode, this is 25 segments at time 20:08.
A more meaningful measure of output segment current is a WEIGHTED AVERAGE over an extended period. Over any 12 hour period,
in the 12 -hour mode, the WEIGHTED AVERAGE output current per segment is 12.5 mA .
(Conditions: $\quad V_{S S}=26 \mathrm{~V}, V_{L E D}=20 \mathrm{~V}, V_{\text {DISPLAY }}=3.2 \mathrm{~V}$,
$R_{L E D}=42 \Omega$ to limit ICOM to 200 mA average.


## S1998B <br> ADVANCED PRODUCT DESCRIPTION

## ABSOLUTE MAXIMUM RATINGS

| Positive Voltage on any Pin Negative Voltage on Supplies and Outputs | $\begin{aligned} & \text { VSS }+0.3 V \\ & \text { VSS }-40 \mathrm{~V} \end{aligned}$ | Negative Voltage on any Pin <br> Storage Temperature <br> Operating Ambient Temperature | $\begin{array}{r} \text { VSS }-30 \mathrm{~V} \\ -55^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ -25^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{array}$ |
| :---: | :---: | :---: | :---: |

S1998B (Common source and $\mathrm{V}_{\text {SS }}$ separate)

## STATIC CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=32 \pm 3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{COM}^{*}}=\mathrm{GROUND}$

|  | MIN | TYP | MAX | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ISS Power Supply Current |  | 3.5 4 | 5 6 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & V_{S S}=+8 \mathrm{~V} \text { (no output loads) } \\ & \mathrm{V}_{\mathrm{SS}}=+35 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\text {SS }}$ Range | + 8 |  | 35 | V |  |
| $50 / 60 \mathrm{~Hz}$ Input: |  |  |  |  |  |
| Frequency | DC | 50 or 60 | 5K | Hz |  |
| Voltage |  |  |  |  |  |
| $V_{\text {IH }}$ Logical High Level | $\mathrm{V}_{\text {SS }}-1$ |  | $\mathrm{V}_{\text {SS }}$ | V | Internal resistor to VDD on all |
| $V_{\text {IL }}$ Logical Low Level | $\mathrm{V}_{\mathrm{DD}}$ |  | $\mathrm{V}_{\text {DD }+1}$ | V | inputs except CLOCK, BLANK |
| Power Failure Detect Voltage: | 10 |  | 18 | V |  |
| Output Currents**: |  |  |  |  | $\mathrm{V}_{\mathrm{SS}}=+29$ to $35, \mathrm{~V}_{\mathrm{DD}}=0 \mathrm{~V}$ |
| PM ( 24 hr . Mode) |  |  |  |  | $\operatorname{Pin} 23=0 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{OH}}$ Logical High Level | 2.8 |  |  | mA | $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{DD}}+8 \mathrm{~V}$ |
| $\mathrm{I}_{\text {OL }}$ Logical Low Level |  |  | 2 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OL }}=\mathrm{V}_{\text {SS }}$ |
| 10's of Hours (b \& c) ( 12 hr Mode); 10's of Minutes (a \& d) |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{OH}}$ Logical High Level | 1.4 |  |  | mA | $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{DD}}+8 \mathrm{~V}$ |
| IOL Logical Low Level |  |  | 2 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{OL}}=\mathrm{V}_{\mathrm{SS}}$ |
| All Other Display 10's of Hours (b \& c) (24 Hr. Mode) |  |  |  |  |  |
| PM ( 12 hr . Mode) |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{OH}}$ Logical High Level | . 7 |  |  | mA | $\mathrm{VOH}_{\mathrm{OH}}=\mathrm{VDD}+8 \mathrm{~V}$ |
| IOL Logical Low Level |  |  | 2 | $\mu \mathrm{A}$ | $\mathrm{VOL}=\mathrm{V}_{\mathrm{SS}}$ |
| Alarm Sleep |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{OH}}$ Logical High Level | 500 |  |  | $\mu \mathrm{A}$ | $\mathrm{VOH}_{\mathrm{OH}}=\mathrm{V}_{\text {SS }}-2 \mathrm{~V}$ |

${ }^{*} V_{C O M}$ is the voltage on Pin 23
${ }^{* *}$ ICOM (pin 23 current) should not exceed 40 mA A verage


FIGURE 6. GAS DISCHARGE DISPLAY APPLICATION
(with "Keep Alive" voltage regulator)

## S1998C

ABSOLUTE MAXIMUM RATINGS

| Positive Voltage on any Pin | VSS +0.3 V | Storage Temperature | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- | :--- |
| Negative Voltage on any Pin | VSS -30 V | Operating Ambient Temperature | $-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

## STATIC CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=+21 \pm 5 \mathrm{~V}, \mathrm{VDD}=\mathrm{GROUND}$

|  | MIN | TYP | MAX | UNITS | CONDITIONS |
| :--- | :---: | :---: | :---: | :---: | :--- |
| ISS Power Supply Current |  | 3.5 | 5 | mA | V $_{\text {VS }}=+8 \mathrm{~V}$ (no output loads) |
| VSS Range |  |  | 4 | 6 | mA |
| VSS $=+26 \mathrm{~V}$ |  |  |  |  |  |$)$

[^10]

FIGURE 7. FLUORESCENT DISPLAY APPLICATION


| PIN NO. | FUNCTION | PIN NO. | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | AM | 21 | MINS D |
| 2 | 10 HRS B\&C | 22 | MINS C |
| 3 | HRS F | 23 | OUT COM SOURCE |
| 4 | HRS G | 24 | SNOOZE IN |
| 5 | HRS A | 25 | ALARM OUT |
| 6 | HRS B | 26 | ALARM OFF IN |
| 7 | HRS D | 27 | SLEEP OUT |
| 8 | HRS C | 28 | $V_{S S}$ |
| 9 | HRS E | 29 | $V_{\text {DD }}$ |
| 10 | 10 MINS F | 30 | SLEEP DISPLAY IN |
| 11 | 10 MINS G | 31 | ALARM DISPLAY IN |
| 12 | 10 MINS A\&D | 32 | SEC DISPLAY IN |
| 13 | 10 MINS B | 33 | SLOW SET IN |
| 14 | 10 MINS E | 34 | FAST SET IN |
| 15 | 10 MINS C | 35 | $50 / 60 \mathrm{~Hz} \mathrm{IN}$ |
| 16 | MINS F | 36 | $50 / 60 \mathrm{~Hz}$ SELECT |
| 17 | MINS G | 37 | BLANKING IN |
| 18 | MINS A | 38 | 12/24 HR SELECT |
| 19 | MINS B | 39 | 1 HzOUT |
| 20 | MINS E | 40 | PM OUT |
|  |  |  | - |
| . ot (e: | Dic dimensions, pad locations, and bonding intormation are in the $S 1998 A / B / C$ data sheet,arilable from your nearest $A M M$ Sales Office (see page $1-2)$. |  |  |

FIGURE 8 - TYPICAL BONDING DIAGRAM FOR S1998C


## Liquid Crystal Displays

| Device No. | Description | Application | Compatible Circuit |
| :---: | :---: | :---: | :---: |
| D8151A Series | A $31 / 2$-digit display with extremely large digits in a popular-sized display package. Special order option available: <br> - Custom artwork | Watch | $\begin{aligned} & \text { S1408 } \\ & \text { S1424A } \end{aligned}$ |
| D8154A Series | A 4-digit alphanumeric watch display with annunciators in a very popular glass size, destined to become an industry standard. Special order option available: <br> - Custom artwork | Watch | Intersil 7210 <br> Harris |
| D8158A Series (formerly D8145A) | A very popular glass size for $31 / 2$-digit watch display. The glass size is the prime industry standard, and will be used for several new digit configurations. Special order options available: z <br> - Custom artwork | Watch | $\begin{aligned} & \text { S1408 } \\ & \text { S1424A } \end{aligned}$ |
| D8159A Series | A small 3112-digit ladies watch display | Watch | S1424A |
| D8163A Series | A 6-digit alphanumeric watch display | Watch | Micropower |
| D81xxA Series | A $31 / 2$-digit five-function alphanumeric "Uni-Sex" sized display that could be used in either a man's or ladies' watch. | Watch | $\begin{aligned} & \text { S1408, } \\ & \text { S1424A } \end{aligned}$ |
| D8300A Series | A $51 / 2$-digit clock display with "Date" and "Sec" annunciators, packaged in a popular glass size, with a primary digit height of 0.7 in . | Clock | Nortec 5022 <br> Micropower MPS7125 |
| D8301A Series | A $31 / 2$-digit combination clock/instrument display, packaged in a popular glass size, with a digit height of 0.5 in . | Clock/ <br> Instrument | $\begin{aligned} & \text { S1408, } \\ & \text { S1424A } \end{aligned}$ |
| D8302A Series | A 312 -digit clock display with "AM/PM" annunciators, packaged in a popular glass size, with a digit height of 1.1 in . | Clock | $\begin{aligned} & \text { S1408, } \\ & \text { S1424A } \end{aligned}$ |

## Future Products

24-hour Clock Displays<br>Alphanumeric Clock Displays<br>4½-digit Instrument Displays<br>Calculator Displays

## AMI Liquid Crystal Displays

## QUALITY BASED ON EXPERIENCE

Until a few years ago, liquid crystals were a laboratory curiosity with little commercial value. AMI was one of the first companies to work on a practical liquid crystal product, and in 1971 introduced LCD displays in their calculator product line. Today, the Company has grown to become one of the largest suppliers of field-effect type LCDs, manufacturing displays for a variety of OEM applications. AMI has full capability to design, produce original artwork, and manufacture field-effect liquid crystal displays of various configurations. This enables AMI to control each and every operation, thus reducing costs and establishing rigid quality assurance requirement standards, unsurpassed in the industry.

## VARIETY OF PRODUCTS

Presently AMI delivers large numbers of LCDs to watch manufacturers throughout the world. In addition to watch products, further research and engineering is continuing in many process and product areas to meet ongoing commercial and industrial LCD needs for miniaturization, larger area displays, improved characteristics, extended life, and reduced operating voltages. Though AMI is production oriented, a major part of the Company's continuing success is its commitment to custom products.

AMI liquid crystal displays provide the high degree of readability needed in digital applications - and with only a
fraction of the power required by other types of displays. Liquid crystals exhibit effective readability under almost all lighting conditions; diffused lighting does not adversely affect the display, thus no washing out occurs under direct sunlight.

## BUILT-IN RELIABILITY

Each display is a plug-in type, able to interface directly with MOS watch circuits, including the AMI S1424 CMOS series.

AMI LCDs feature glass-to-glass construction, assuring mechanical durability and long life. In addition, the use of the twisted nematic field-effect technique for the LCDs (as opposed to dynamic scattering), allows compact designs and lowest operating voltages. All AMI watch displays are on at 3 volts and are completely turned off at 1 volt. During the off condition a display draws no power.

Other outstanding features of AMI liquid crystal displays include stable liquid crystal materials, excellent UV immunity, and extended life projections under recommended input signal conditions.

## QUALITY CONTROL OF LCDs

In order to ensure the highest degree of reliability of AMI liquid crystal displays, there are two significant test/failure programs conducted continuously in manufacturing: 1) Production Testing, and 2) Reliability Testing.


ARTWORK FOR A TYPICAL FRONT PLANE OF A WATCH DISPLAY


ARTWORK FOR A TYPICAL BACK PLANE OF A WATCH DISPLAY


## THE VIEWING ANGLE IS CHECKED ON DISPLAY CELLS WITH A DIGITAL PHOTOMETER

## Production Testing

Every display manufactured by AMI is subjected to electrical, visual and dimensional testing and inspection prior to shipment. Electrical testing verifies functional performance; the visual inspection assures cosmetic and physical acceptance; and the dimensional checks assure conformance to drawings.

Electro-optical tests are performed on sample quantities periodically, to assure acceptable levels of response time, contrast ràtio, operating current (at room ambient as well as operating temperature extremes) and other specification requirements.


THE MATERIALS FOR AMI DISPLAYS ARE MADE IN OUR OWN LABORATORIES

Reliability testing is performed on sample lots of production displays to verify operational capabilities after the displays are subjected to environmental extremes. These tests include:

- Operating Life Tests
- High Temperature Storage
- Low Temperature Storage
- Thermal Cycling
- Temperature-Humidity
- Ultraviolet Exposure
- Seal Integrity (Dye Penetrant)


## LCDs Are Changing!

When LCDs were first introduced in the early 1970s, they started out fast, but sometimes were backed up by very little technological knowhow. A large number of would-be manufacturers appeared on the scene and along with them came some inferior products - both in reliability and appearance. As a result, many large potential users pulled back and some misconceptions about LCDs arose. (For example, the old wives' tale that "LCDs dry out after a while" still can be heard from an occasional bystander.)

By now several years of experience have been accumulated and a few stable high quality LCD manufacturers have emerged as the industry leaders. Therefore, it is time to look at the technology and its products again. The development of LCDs is still advancing very rapidly, but trends in products and materials, as well as some user experience, are established. Now, a user needs to continuously update his information on specific characteristics of LCDs, follow new kinds of products, recognize the widening range of applications of LCDs, and be familiar with general trends in technology.

## TYPES OF DISPLAYS

LCD operational modes are well known: excitation applied to the crystalline material inside the display changes its molecular orientation, thus modifying the light passing through. The more common twisted-nematic field-effect displays usually have a black or dark image on a clear or light colored background, however, the image may be reversed by rotating one of the two polarizers 90 degrees. The less common dynamic scattering displays have a white image on a clear or reflective mirrored background.

In field-effect displays, various color combinations of digits and backgrounds can be obtained by varying the tint or percent transmissiveness of the polarizers used. For example, a black image is usually obtained by using $42 \%$ transmissive polarizers. Changing to higher percentage transmissive polarizers (55\%) gives blue digits. The $42 \%$ to $46 \%$ transmissive polarizers are most commonly used - mainly due to their wide availability, and because black digits are usually preferred (they yield a higher effective contrast ratio, when viewed on a light background). By changing the color of the rear reflector (reflective mode) some interesting color combinations are possible.

Both field-effect and dynamic-scattering displays can operate either in the reflective or transmissive mode. Since the LCDs emit no light of their own, a reflective mode LCD becomes less readable at very low light levels. Transmissivemode displays, properly back-lighted by an external source, can provide low-ambient performance equivalent to light-emit-
ting displays, such as gas-discharge displays or LEDs. The trade-off is the increased power consumption of the light source, which partially negates the LCD low power advantage. The light source, of course, does not have to be operated continuously, and may be switched on only during low ambient conditions. It is important to note that an LCD is the only type of display available today that can have a provision for nighttime viewing and yet have increased readability in high ambient light.

Most liquid crystal displays are fabricated using screening or photo techniques, with Schiff Base, Esters, or Bi-phenyls as the liquid crystal material inside the cell. Field-effect LCDs have the liquid crystal material sandwiched between two glass sheets, separated by approximately one-half mil ( 12 microns), and sealed at the perimeters. As with semiconductors, yield is the most important factor in manufacturing. With small displays, the major constraint on yield is line resolution in the image displayed. Manufacturers using screening techniques have design rules which limit them to $5-7$ mil lines between $7-$ segment displays, with reasonable yields. However, photo techniques allow higher tolerances-on the order of 2 to 4 units and AMI's AEA Process can yield 1 mil spacing.

## OTHER ADVANTAGES

Liquid crystal displays have a number of distinct advantages that explain why a great deal of effort is going into the technology.

Low Power Consumption. The power requirements of LCDs are remarkably low. A twisted-nematic field-effect display, as used in a digital watch, typically requires less than one microwatt with all segments energized. In comparison, a fourdigit LED watch display typically consumes 50 milliwatts, when operated at 3 to 4 volts! The low voltage, low current requirements of LCDs make them naturally compatible with CMOS circuits. (A dynamic-scattering type liquid crystal display, operating at 12 to 20 volt levels, dissipates approximately 40 to 50 microwatts.)

Alphanumerics/Pictures/Symbols. The ability to mix alphanumerics of any font, pictures, and symbols in a single envelope is another advantage of LCDs. In essence, any image that can be photographed can be presented as a liquid crystal display.

The advantages of LCDs are accompanied by some operational trade-offs. These trade-offs are relatively slow turn-on/turn-off times, and somewhat limited operational temperature ranges, as compared to other types of displays. However, advancements in materials, packaging, and the understanding of failure modes have resulted in continuous improvement of these parameters.

LCDs are noted for their faster response times above $25^{\circ} \mathrm{C}$, while becoming slower as they approach $0^{\circ} \mathrm{C}$. Response times (sometimes referred to as switching times) are dependent also on drive levels, the liquid crystal material, and the distance separating the front and back plates of the display cell. Tighter spacing of the plates results in faster switching times, but from a manufacturing yield standpoint, the tighter tolerances are more difficult to maintain, particularly in the larger instrumentation type displays.

It is important to understand the terms used to describe switching time. Some data sheets specify switching time excluding the trigger signal. This kind of specification "hides" the trigger transition, which can often involve an additional $50-100 \mathrm{~ms}$ ! A realistic specification gives response times ( 200 ms turn-on, 350 ms turn-off are typical) from the trigger signal to within $10 \%$ of full change of image (or to $95 \%$ on).

A designer does have some opportunity to choose a tradeoff for his particular application. For example, for a given display configuration tighter tolerances between the glass plates may be possible, a different mixture of LC material be used, or a higher drive voltage might be applied. The trade-off might involve some additional cost for the display, or display drive system. Here again, all manufacturers are gradually reducing the cost of LCDs, as better materials and methods develop.

Field-effect LCDs generally have an operating range of $0^{\circ}$ to $60^{\circ} \mathrm{C}\left(32^{\circ} \mathrm{F}\right.$ to $\left.144^{\circ} \mathrm{F}\right)$, and a storage range of $-40^{\circ} \mathrm{C}$ to $65^{\circ} \mathrm{C}\left(-40^{\circ} \mathrm{F}\right.$ to $\left.149^{\circ} \mathrm{F}\right)$. While other display technologies may have broader operating ranges, $0^{\circ}$ to $60^{\circ} \mathrm{C}$ encompasses most
of the range in which a device with a display might be viewed by an operator.

## WHAT ABOUT LIFE PROJECTIONS?

When choosing a supplier of LCDs, the buyer should not hesitate to request and review real-time life data. The buyer should be cautious, however, when claims for 20,000 or 30,000 plus hours of actual life are being presented. If an LCD manufacturer is keeping up with technology, he is continually implementing new or improved materials, life testing of these materials must be started over again, and consequently, it is impossible to have any large number of test hours accumulated. Instead, what is most important is to review the trends in life data - is the manufacturer improving?

When dealing with a reputable manufacturer, you may find a standard "one year from date of shipment" warranty. This is not unusual among component companies, and does not mean that the display is going to fail immediately after the one year. Since valid life data takes time to accumulate, you should be more interested in the characteristics of the materials being used, and what trends, if any, are showing up in actual life testing. Also, you need to know what the design goal is for projected life, and does the company have the data to support advancements being made towards that design goal? AMI, for example, guarantees displays for two years from date of shipment, however we have a 50,000 hours ( 6 years) design goal as a minimum, and data from real-life testing leads us to believe that projected life over 50,000 hours, when the display is properly driven, is certainly possible in the future.

## Watch Displays

The drawings on the following pages represent some of the more popular watch display configurations made by AMI. For detailed specifications request data sheets from your nearest AMI Sales Office.

All AMI watch displays utilize highly stable moisture insensitive liquid crystal materials and all will operate reliably at 3Vac drive.

## D8151A Series

FONT STYLE


Digits are 0.250 in. $(6,35)$ high
(Above is actual size)

(Above are actual size)


MINIMUM VIEWING AREA: $0.770 \times 0.350 \mathrm{in}$.

## D8158A Series



MINIMUM VIEWING AREA: $0.700 \times 0.330 \mathrm{in} .(17,78 \mathrm{~mm} \times 8,38 \mathrm{~mm})$

## D8159A Series



MINIMUM VIEWING AREA: $0.490 \times 0.205 \mathrm{in}$. $(12,45 \mathrm{~mm} \times 5,21 \mathrm{~mm})$

## D81XX Series



MINIMUM VIEWING AREA: $0.595 \times 0.280 \mathrm{in}$.

## AMI Custom LCDs

AMI Display Systems has full design and manufacturing capabilities for custom LCD displays and welcomes your inquires. Our applications engineering staff is prepared to assist in defining your display needs and then will design original artwork according to your digit configuration, display size and reflector (if needed) requirements. Our manufacturing facilities
can handle large or small production runs, under rigid quality assurance controls.

Contact AMI Display Systems Marketing Department for further information.

## Clock/Instrument Displays

AMI is standardizing on three very popular large area display sizes, shown below. These displays are shown with specific digit configurations (i.e. model numbers), but other combination of a alphanumeric and symbolic digits are available on
custom basis (AMI will also entertain the production of certain custom glass sizes).

The displays shown below are designed for use with standard conductive elastomer connectors.

## D8301A Series



ACTUAL DIGIT SIZE
F:1::B: B

## D8300A Series



## D8302A Series



## AEA Process Displays

AMI Display Systems has introduced a new LCD manufacturing technique that dramatically improves the aesthetics of liquid crystal watch displays. This technique - the AEA Process - eliminates the need for a large gap ( 0.004 to 0.008 in ) between adjoining segments of seven segment displays and instead, yields displays with only a 0.001 in space. It is a state-of-the-art proprietary process that allows AMI to manufacture watch displays far superior in this viewing quality to any others in the industry.

At a time when LCD watches are rapidly growing in popularity and many new models are appearing, AEA Process Displays can significantly enhance the appearance of your ladies and men's watches.

AMI can deliver these new high quality AEA Process Displays in watch-size displays described in this catalog, with any number of standard or custom digits and annunciators.


When the display is energized, segments appear to the eye to be continuous instead of broken.
Prototype Fee and Delivery Information:
Existing AMI Glass Size and Pin-outs, Custom
Digit Artwork . . . . . . . . . . . $\$ 1,400.00$
Existing AMI Glass Size, Custom Pin-outs and
Digit Artwork . . . . . . . . . . . $\$ 2,000.00$

Custom Glass Size and Artwork . . . . . . $\$ 8,000.00$
(All prices are based on a minimum of 10 sample units)
Delivery Time to First Samples: minimum 6 weeks, maximum 10 weeks

## Quartz Crystals-32 KHz

S23200 Series, S23210 Series, Model S23221 - The S23200 Family of quartz crystals is basically an X-Y flexure design, but with the added feature of four-point suspension for the quartz element, that provides maximum resistance to shock and vibration.

This family of 32 KHz devices can be provided in three basic frequency tolerance classifications: $\pm 30 \mathrm{ppm}$ (parts per million); $\pm 50 \mathrm{ppm} ; \pm 100 \mathrm{ppm}$ correlated to a certain $\mathrm{C}_{\mathrm{L}}$ (load capacitance).


| DIM. | INCHES | mm |
| :---: | :---: | ---: |
| A - MAX | $* 0.120$ | 3.05 |
| B - MAX | 0.472 | 11.99 |
| C - MAX | 0.123 | 3.12 |
| D - MAX | 0.170 | 4.32 |
| E - MAX | 0.520 | 13.21 |
| F - MAX | $* * 0.013$ | 0.33 |
| G - MIN | 0.180 | 4.57 |
| H - NOM | 0.289 | 7.34 |

[^11]

Application Notes

# Programming AMI S6834 and S5204A EPROMS 

by David Erickson and Fred Mulholland

The versatility of ultraviolet light erasable PROMs has added a new dimension to system design. Custom and low volume systems can be economically programmed without the burden of mask charges and minimum order requirement of mask programmable ROMs. As EPROM uses spread, the demands for easier and quicker ways to program these devices also grows. AMI's EPROMs provide a solution to these needs by allowing the user to implement on-board programmability.

The design of the AMI S6834 and S5204 has been done in such a way that only one pin ( $\mathrm{V}_{\text {prog }}$ ) needs to be biased at the programming voltage ( -50 volts); the rest remain at TTL levels (I will hereafter only refer to the S6834 but the same rules apply to the S5204). This allows the user to do all selection and address/data logic at TTL levels, while preparing to program the EPROMs. This is a feature not found on other EPROMs, which variously require that data, address, and chip select pins alike be biased for programming. For example, the address and data line must be switched to -48 volts to program the Intel 1702 EPROM and likewise for the National 5204 EPROM data lines require a special programming voltage. In case of Intel's 2704/2708 EPROMs the chip select lines require special voltages. Thus, AMI EPROMs stand alone in programming simplicity. (Users of the AMI S5204 should note that if a National 5204 part is put into a programmer designed
for the AMI S5204 it will not program, because the data lines remain at TTL levels.)

## ON-BOARD PROGRAMMING

There are some important aspects of system design that must be remembered when attempting to implement on-board programming. These requirements may demand some design constraints that often make it advisable to provide a separate programming socket for the EPROMs.

Programming specifications for the S6834 require that there be a minimum time duration programming pulse. The gate charge is deposited in the gate region for the selected address during the first few ( 3 to 5 ) milliseconds of each pulse, but approximately 60 milliseconds of charge time is required to permanently charge the gate for memory retention. Since, for example, the S6800 microprocessor is a dynamic device, data and address timing in other circuits on the board is much faster than the 3 to 5 milliseconds required for EPROM programming.

Thus, the first consideration for on-board programming is that of providing latches for address and data retention while programming. Figure 1 shows how this may be accomplished in a microprocessor system. With the extra latching the


FIGURE 1. BLOCK DIAGRAM OF A MICROPROCESSOR SYSTEM WITH LATCHES FOR ON-BOARD PROGRAMMING
system clocks must be slowed down to allow data and address propagation through the EPROM latches. This, however, may be limited only to EPROM access cycles by using additional clock control circuitry and address traps.

Another precaution necessary for on-board programming is the layout of the high potential ( -50 Vdc ) programming line ( $V_{\text {prog }}$ ) to access all the EPROM chips. If any other lines are close, a small sliver or splash of solder may destroy many MOS or TTL circuits before it is found. Therefore, it is safer to keep the high potential localized to one small area of the board and thus minimize high voltage exposure of the other circuits.

The programming voltage may be bussed to the $\mathrm{V}_{\text {prog }}$ pin of each EPROM socket and pulsed by way of a transistor from the EPROM control circuits. Figure 2 shows how the $\mathrm{V}_{\text {prog }}$ line may be connected. Selection is achieved by enabling the CS line for each particular EPROM being programmed.

On-board programming offers major cost savings, however, and justification for the extra circuitry may be easily demonstrated. J.J. McDowell( ${ }^{(1)}$ has pointed out the following areas of cost savings:

1. A reduction of part numbers
2. Elimination of special field marking for parts
3. Elimination of assembly errors caused by placement of reprogrammed individual EPROMs in wrong slots.
${ }^{(1)}$ J.J. McDowell, "Program Erasable PROMs," Electronic Design, Vol. 24, No. 12, June 7, 1976.
${ }^{(2)}$ See also AMI EVK300 Prototyping Board Manual.
4. A reduction in RPOM handling.
5. A reduction in tape handling.
6. Quicker and easier field updates.

## DEDICATED-SOCKET PROGRAMMING

A viable alternative to on-board programming is that of using a dedicated socket for EPROM programming. This is the approach used on the AMI EVK 300 Prototyping Board. It overcomes the two major problems of data line latches and voltage distribution, noted under on-board programming. ${ }^{(2)}$

Figure 3 shows a block diagram of how dedicated-socket programming is implemented. The address and data are latched in the S6820 PIA dedicated to the S6834 programming socket. To program an EPROM, the S 6800 writes the address and data into the PIA registers, turns on the WRITE line and pulses the $V_{\text {prog }}$ line via an external control signal. Two timing pulses ( 1 ms and $100 \mu \mathrm{~s}$ ) are used on the AMI EVK 300 board to allow the processor to determine when the charge time has reached its specified duration.

There may be penalties in using a dedicated socket, however. Most obvious is the added circuit board space required for the programming circuitry. Besides the socket itself, a 40pin PIA timing divider (three TTL DIPs) and related transistor driver hardware are all needed. On the other hand, these parts can also be put to other uses. For example, the timing circuit is always present and may be used as a general purpose interval timer. The PIA (EPROM socket) may be connected to an edge connector and used as a general purpose PIA, when not programming an EPROM (the PIA is really not $100 \%$ dedicated). But remember that the CA1 and CB1 lines (Interval Timer) are not available in this case. This also allows the socket to be remotely located, away from the board itself. So, even the penalty of added real estate may be used to an advantage.


FIGURE 2. EPROM PROGRAMMING CIRCUIT (SHOWING HOW THE
VPROG PIN MAY BE DRIVEN)


FIGURE 3. DEDICATED-SOCKET EPROM PROGRAMMING (AS IMPLEMENTED ON THE EVK 300 PROTOTYPING BOARD)

## OTHER ALTERNATIVES

As already mentioned, the EVK 300 already has an EPROM programmer for S 6834 s, with the program controller operational on the board. Also, the AMI S6800 MDC 100 can program both S6834 and S5204 EPROMs. On either of these devices programming EPROMs is a matter of following the
simple instructions provided and is the quickest way to program for anyone who does not wish to design a program of his own. Another source of commercially available programmers is Data I/O Corp. which now has the personality cards to program AMI EPROMs. In an occasional emergency, AMI will program a small number of EPROMs for a nominal fee.

# MOS Circuits for Electronic Organs 

by Ridge Cotton

## INTRODUCTION

Music has always been a reflection of culture, and strangely enough, a rather accurate indication of the technological sophistication of a group, or period. Most of the earliest music depended almost entirely on rhythm, and it is not a coincidence that "primitive" music used simple rhythm instruments. These instruments were the only ones available.

With time, and accompanying sophistication, techniques for producing string, woodwind, and brass musical instruments developed and also with time, have been improved. It is only natural that electronic methods for the production of music would appear. The electronic organ is probably one of the most outstanding examples of electronically produced music, and the development of the electronic organ mirrors the developments that have occurred in electrical technology.

Early vacuum tube organs were replaced by solid state organs as transistors became available. Now, integrated circuits, specifically, MOS/LSI circuits, are a dominant factor in electronic music. One reason is the ability of MOS technology to produce circuits for accurate tone generation, eliminating the need for repeated tuning -- and circuits for rhythm patterns, enhancing the sound of the organ by simulating drums and other basic percussion instruments.

At the present time, there are as many different approaches to the design of an electronic organ as there are organ manufacturers. However, there are certain elements basic to almost any electronic organ system.

## TONE GENERATION

Musical tones occur in groups of twelve, called octaves. Since the frequency of any tone in an octave is exactly half the frequency of the corresponding tone in the adjacent, higher octave, typical modern electronic organs first generate the 12 frequencies in the top octave. The remaining tones are obtained easily with binary dividers. For example, an organ producing 96 tones requires the 12 top octave frequencies and 84 binary dividers. The block diagram of a typical electronic organ in Figure 1 exhibits this approach.

## KEYING

Once the tones have been generated, some form of keying is required to switch the appropriate tones to the filters after the musician has selected the tone at the manuals or pedals. One of two basic keying approaches, ac or dc, is generally used.


FIGURE 1. TYPICAL ORGAN BLOCK DIAGRAM

## FILTERING

Filters are used to shape the tone waveforms to simulate the various voices of the organ -- flute, trumpet, etc. The signals are then mixed, amplified, and routed to the organ speaker. Volume is controlled by a swell pedal which attenuates the signals entering the amplifier.

## ANIMATION

Because electronic music can have a tendency to sound dull or lifeless, it is desirable to add more depth to the sound. This can be achieved by various types of circuitry located somewhere between the filter outputs and the power amplifier. Because these circuits add "life" to the music, much as stereo adds "life" to mono, they are often called animation circuits.

## RHYTHM

In addition to these areas electronic rhythm generators are becoming increasingly popular. Although not essential to an electronic organ, they now appear in varying degrees of complexity in most electronic organs being produced. Rhythm generators enhance the music by creating the illusion of a drum, and also help the organist maintain tempo.

## TOP OCTAVE GENERATOR

Because all musical frequencies are exactly half of corresponding frequencies in the next highest octave, it is beneficial to generate the 12 frequencies of the highest, or top, octave. Generation of the top 12 frequencies in an electronic organ can be accomplished several different ways. The most obvious method uses 12 independent oscillators. The major disadvantage of this approach is high initial labor cost for tuning. In addition, the oscillators can change frequency with time, requiring further organ tuning at varying intervals. The AMI top octave generators S50240, S50241, and S50242, eliminate both of these difficulties by dividing a single master frequency by 12 parallel divider chains; their outputs are the 12 top octave frequencies. This approach generates the top octave with a high degree of accuracy ( $\pm 1.1 \%$ error on all frequencies).

## DIVIDER TONE GENERATOR

After the top octave frequencies have been generated, the remaining octave tones are obtained with binary dividers, such as the newly introduced $\mathrm{S} 10129 / 30 / 31$ six and seven stage divider circuits.


FIGURE 2. TYPICAL MASTER OSCILLATOR AND VIBRATO GENERATOR

A typical organ, Figure 1, requires the generation of seven octaves, or 84 frequencies. The organ shown in Figure 1 could use either 14 six-stage dividers (10131) or 12 seven-stage dividers (10129). It is also feasible to use the 12 top octave generator frequencies in place of the 12 highest frequency divider outputs. In this case, the organ could be built with only 12 six-stage dividers.

Another typical divider application is shown later in Figure 9. This three-octave "toy" organ uses S2193 dividers. It is relatively easy to build, requiring only a low-current ( $<100 \mathrm{~mA}$ ) power supply, a power amplifier, and a speaker.

## KEYING

With ac keying, Figure 3, frequencies from the tone generator pass directly through the keyboard switches to the bus outputs. As a result, annoying "key clicks" occur when the key switch is closed because the tone signal is applied instantly to the ac bus. Also, with ac keying, desirable
"sustain" of musical notes cannot be obtained because the tone signal is removed instantly once the key switch is opened. * In other words, musical notes "click" on when selected, and cannot linger unless the organist holds a finger or a foot on the selected key or pedal.

However, ac keying is often desirable because of lower costs. If the organ is a simpler, basic musical instrument, ac keying is tolerable from both cost and aesthetic viewpoints. As the organ develops sophistication, ac keying loses its advantage. Consider, for example, the organ in Figure 3. This organ requires more pitches, or "footages," because the upper manual supplies both $8^{\prime}$ and $4^{\prime}$ pitches. With ac keying, another set of contacts is required for each additional footage. If additional $16^{\prime}, 2^{\prime}$, and $1^{\prime}$ pitch outputs were also desired, the total number of contacts per key would reach five. Obviously, the economic advantages of ac keying decrease under these circumstances.

With dc keying, a single contact key switch can control any number of output pitches. Also, "key click" is eliminated, and the desirable "sustain" feature is possible. Figure 4 shows a


FIGURE 3. AC KEYING SYSTEM


FIGURE 4. DC KEYING SYSTEM
dc keying system. If you check the keyer detail exploded view, you will note that the appropriate frequency is applied constantly to diode D1, normally back-biased. When the key contact is closed, a negative potential is applied to the key input, causing C1 to charge up relatively fast. This forward biases D1 and applies the signal to the bus. The charging time constant of $\mathrm{C} 1+\mathrm{R} 1$ eliminates "key click," and when the key is released, C1 discharges through R4. This causes the ac signal to decay slowly, obtaining "sustain." If R5 is grounded, C1 discharges much faster, eliminating long sustain.

## MOS KEYING

Many of the disadvantages of ac keying are more than adequately eliminated by dc keying. However, the addition of "footages" or pitches requires an additional set of diode keyers for each pitch when using dc keying, much the same as
ac keying requires additional sets of contacts. But, with dc keying, there is an attractive alternative. As shown in Figure 5, a large number of dc keyers can be included on one MOS/IC chip, significantly reducing the number of components required for additional pitches. In addition, MOS dividers can be incorporated on the same keyer chip, eliminating the need for separate divider packages.

The result - an electronic organ keying system which works with only one top octave generator system, one key switch per key, and provides $16^{\prime}, 8^{\prime}, 4^{\prime}, 2^{\prime}$, and $1^{\prime}$ pitch outputs. Thus, it proves cost-effective in many electronic organ designs to replace standard IC divider packages and discrete diode keyer circuits with MOS/LSI systems. The high complexity of such MOS divider-keyer systems, combined with the widely varying musical requirements of the increasingly large number of organ models available, make the design of a standard MOS keyer product impractical. Such an attempt


FIGURE 5. MOS KEYER
could result in a new "standard" product for each new organ model. A solution is to obtain a custom MOS/LSI circuit designed specifically for a particular organ model or line of models.

## FILTERING

After an electronic organ generates the required frequencies and incorporates a keying system for selection of those tones, it must then offer a filtering mechanism to simulate the various classes of musical instrument sounds -- string, brass, flutes, etc. These are known as "voices" and are selected by activating switches called "stops." Three typical voice filters are illustrated in Figure 6. The component values are not listed because they depend on the specific voice to be simulated.


FIGURE 6. TYPICAL FILTERS

Of the many harmonics contained in the input waveforms, the filters must pass only those which are relevant to the voice desired, and certain waveforms are more suitable for filtering than others, depending on the voice to be imitated. A low pass flute filter, for example, attempts to pass only the fundamental sinewave. (Flutes actually possess more harmonics, but, generally, electronic organs tend to have flute voices made of sinewaves.) A squarewave is the best type of waveform input for this filter, because it contains no second harmonics, and the filter has only to suppress third harmonics and above to achieve the sinewave. The hallow sound produced by a square waveform makes it useful for producing the clarinet voice, also.

Even though a squarewave is ideal for producing flute and clarinet voices, it is useless for reed voices, since these sounds require a full set of harmonics, even as well as odd. A squarewave input to a reed filter produces an unpleasant, hallow musical result. Stairstepping approaches are often used to generate a waveform with all harmonics. Stairstepping is a process which adds octaves of squarewaves to approximate a sawtooth waveform. The sawtooth waveform approximation improves with the addition of more octaves. Referring back to Figures 3 and 4, a stairstepping method was used to add the $4^{\prime}$ and $8^{\prime}$ output busses to obtain and $8^{\prime}$ stairstep. An obvious advantage of this method is the very small number of components involved. The disadvantage lies in the musical result since the $8^{\prime}$ stairstepped output contains only two octaves, whereas three or even four would be muscially superior. Further, the $4^{\prime}$ output is not stairstepped at all, and it would be impossible to obtain a stairstepped $4^{\prime}$ output without adding either an additional set of contacts in an ac keying system, or an additional set of diode keyers in a dc keying system.

There are, fortunately, other methods of obtaining stairstepped waveforms, and Figure 7 illustrates an approach which obtains these stairstepped waveforms at the tone generation stage, prior to the keyer stage. This method provides additional steps in the waveform and, hence improved sound quality. However, it may require additional dividers and a large resistor network.

## ANIMATION

When multiple frequencies are played simultaneously in an electronic organ, those which are octaves of each other are locked in phase. This can result in a somewhat lifeless quality to the music. To overcome the problem, various types of electronic phase shifting circuits can be placed between the voice filter outputs and the power amplifier. The analog shift register is a versatile MOS product that is now enjoying wide useage in these animation generating circuits.

The analog shift register, sometimes called a bucket brigade, operates in a manner similar to a digital shift register, except that analog (or audio) signal levels are applied to the


FIGURE 7. STAIRSTEPPING AT GENERATOR OUTPUT
input, delayed, and picked up at the output. AMI's S10110 analog register has 185 bits of delay and can be clocked at up to 500 KHz . Since audio signals may contain harmonics of up to 15 KHz , typically the lowest clock frequency applied to a bucket brigade is 30 KHz . By modulating the clock frequency, the engineer can use the S 10110 to provide such animation effects on vibrato, string chorus generation, rotating speaker simulation, and echo production.

## RHYTHM

Rhythm generation adds to the music by simulating percussion instruments and by maintaining tempo for the organist. Relatively sophisticated rhythm systems have become practical in moderately priced organs because of the large storage capacity of a single MOS chip.

Basically, a rhythm system requires a rhythm generator device capable of producing several rhythm patterns for a given instrument and circuits which simulate the sounds of various rhythm instruments, see Figure 8.

Although the rhythm voice generators tend to be produced largely with discrete components, AMI's S2688 noise generator circuit is most useful in creating the effects of such instruments as cymbals, sandblock, snare drums and maracas. Fabricated in P-channel ion implanted MOS, the S2688 is a 17 bit shift register with exclusive OR feedback, designed to provide a constant output of white noise, which is necessary for creating these voices, as provided by AMI's S8890 and S9660 devices. The production of rhythm patterns often requires a minimum sequence length of 32 bits. A sequence length of 64 bits provides almost all rhythm patterns desirable. Eight to ten outputs, each capable of producing a 32 to 64 -bit sequence, can simulate most of the common rhythm patterns.

Control terminals for altering the sequence at the outputs make it possible to program a read only memory in the

generator, providing eight to ten rhythm patterns such as waltz, fox trot, tango, etc. If random access memory is used, other rhythm patterns could be selected from the organ keyboard. In addition, custom MOS/LSI rhythm generators can be developed to meet varying organ design requirements.

## OTHER MUSICAL FEATURES

Many of the basic requirements of an electronic organ may be met by MOS/LSI circuits. Additionally, very complex musical systems can be built with standard read only and read/ write MOS memories for complex synthesis and storage functions. For example, random access read/write memories (RAMs) can be used to store patterns of organ stop selections. Stop combinations could be made only once on the keyboard and stored in memory to be selected as desired by the organist. Memory circuits are also quite useful for storing musical chords,
walking bass features, and other complex musical effects. Again, the system specifications for each application vary widely, often leading to a custom MOS/LSI circuit to accomodate a particular manufacturer's design.

## CONCLUSION

Current electronic organs have gained much sophistication while remaining popularly priced, primarily due to developments in MOS/LSI circuits. Several standard organ circuits provide the basic elements for an electronic organ. Other, more complex features such as automatic arpeggio's and walking bass can be provided with the use of MOS circuits. Such effects have been impractical, if not impossible, to achieve in the past. When organ system designs require MOS circuits not available as standard products, custom MOS circuits can often be designed to meet a variety of specifications for electronic musical instruments.


FIGURE 9. SCHEMATIC DIAGRAM FOR SINGLE-VOICE 37-NOTE KEYBOARD ELECTRONIC ORGAN


AMI Custom MOS LSI

## WORLDWIDE FACILITIES OF AMI

AMI, one of the world's largest designers and manufacturers of advanced MOS/LSI integrated circuits, has facilities in several major locations. Corporate headquarters are in Santa Clara, California, with 327,000 square feet of manufacturing and office space and over 1,500 employees. Administration, R\&D majority of the engineering staff, engineering production line, one of two major wafer fabrication facilities, and a final test facility all are located in Santa Clara.

Another major fabrication facility is in Pocatelio, Idaho, where there are 103,000 square feet of plant and some 400 employees. At this facility some engineering, assembly, and final test are performed.

In Inchon, Korea, is KMI - the major circuit assembly plant of AMI. It covers 116,000 square feet of floor space and employs about 1,700 persons.

A new assembly facility - TMI - has just been completed in Taichung, Taiwan. Initially it will be used for the assembly of liquid crystal displays, but later will expand into other products.

In Swindon, England a sizeable design engineering staff is dedicated to circuit development and applications support of AMI European customers.

## Custom Capabilities

## WHAT ARE CUSTOM MOS/LSI MICROCIRCUITS?

AMI custom microcircuits are complex digital circuits designed to perform a specific function. Most could be described as "dedicated microprocessors". Because they are designed from scratch for a particular end product, custom microcircuits waste no space or capability, packing the maximum number of functions into the minimum area on the MOS/ LSI chip. For volume applications, when compared with microprocessors, combinations of standard microcircuits, discrete electronic components, or electromechanical devices, custom microcircuits are often the most cost effective alternative.

No other company can match AMI's track record in developing state-of-the-art custom MOS circuits. Since 1966 AMI has been providing customers with circuits that have enhanced the marketability of their products by added features, continuously increasing reliability and reduced space requirements.

AMI not only has the experience but also the design engineering organization, and the technologically advanced production and testing facilities, to make the highest quality MOS/LSI circuits. Because AMI also manufactures standard, memory, and microprocessor products, all using a variety of advanced microcircuit process technologies, the company can be objective in helping customers determine their most cost effective approach. For example, AMI will participate in the design cycle of the custom circuit only to the extent needed by the customer. This ranges from zero to the complete design task.

With more than 1,000 custom devices designed and manufactured during the past 10 years, AMI has more experience than any other IC manufacturer in building a wide variety of custom microcircuits. The following are some of the products in which AMI custom circuits are being used:


## CONSUMER

Oven/Range Controls
Dryer Controls
Juke Boxes
Automotive
Clocks
Fuel Injection
Ignition Systems
Speed Controls
Anti-Skid Braking
Radio Functions
Television Tuners
HiFi Tuners
Video Games
Citizen Band Radio
Garage Door Openers
Burglar Alarms
Water Sprinkler Controls

## BUSINESS

Business Calculators
Scientific Calculators
Printing Calculators
Coin Changers
Vending Machines
COMMUNICATIONS/NAVIGATION
Facsimile Transmission Systems
Data Modems
Switching Systems
Telephone Equipment
Police Band Radio

## INDUSTRIAL/INSTRUMENTATION

Industrial Timers
X-Y Plotters
Environmental Controls Medical Monitoring Equipment
Digital Thermometers

## GOVERNMENT/MILITARY

Secure Communication Links
IMP Satellite
Lunar Lander
Viking Mars Lander Inertial Guidance Computers Sonobuoys

## TERMINAL/PERIPHERAL

Point-of-Sale Terminals
Fast Line Printers
Keyboard Scanner
Code Converters
Character Generators
Credit Card Verification System

## THE CUSTOM MOS/LSI DECISION

How do you know if custom circuits are right for you?
There are four general considerations involved in the choice between custom and standard MOS/LSI circuits:

- circuit complexity,
- economy,
- digital content,
- need for confidentiality.

An application suitable for custom circuitry is usually one requiring moderately complex circuit functions -- i.e., more than 100 logic gates. Fewer gates than this, in most cases, will not justify the extensive engineering, design and manufacturing effort required for custom circuit development. Less complex functions can be implemented economically with standard MSI and SSI components.

With increasing function complexity problems of space, heat dissipation, power supply size, interconnections and reliability usually develop. In such cases custom design circuits often offer performance, cost and reliability advantages.


Because of the custom circuit development and design costs, there must be sufficient production volume to amortize the initial outlay over the life of the product. Generally, with two year volume of more than 35,000 units, the use of an AMI-designed custom circuit begins to become cost-effective. If a customer designs his own circuit and AMI manufactures it from the resultant tooling, volumes as low as 5,000 or 10,000 can become economically practical.

Another important consideration affecting cost is the number of components in a system, eliminated by the substitution of a single custom circuit. A reduction in component count significantly reduces the number of electrical interconnections, lowers manufacturing costs, and increases
product reliability. Improved reliability reduces troubleshooting problems at the board, subsystem, and system levels, minimizes field repairs, and usually reduces warranty problems. The reduction of components also decreases assembly, initial checkout, and inventory costs.

A third factor affecting the custom circuit decision is the adaptability of the required functions to digital design. MOS/LSI circuits are highly efficient in decision-making or controlling functions, but some functions cannot be best resolved digitally and require analog circuitry. The importance of this factor, however, is diminishing as new custom circuit designs increasingly enable analog functions to be performed by digital circuits.

A final consideration of importance in a competitive environment is confidentiality of design. AMI is sensitive to this requirement and treats the creation of each circuit as a highly proprietary project, insuring complete security all through design and manufacture.

## ALTERNATIVES TO CUSTOM . . .

- Electromechanical Controls. These suffer in comparison with MOS circuits in three respects: reliability, because of moving parts and contact wear; design in convenience, because they require greater space; functional limitations, when there is a need to perform highly complex tasks.
- Hardwired Logic. This alternative uses discrete electronic components interconnected to form logic blocks. Production is generally more expensive, due to the high cost of labor and materials involved, and a great deal more space is required. Power requirements far exceed those of an equivalent MOS circuit.
- Standard Circuits. The use of standard microcircuits to perform the same functions as a custom device often requires many components, additional assembly costs, more power and space, with a resulting drop in reliability.
- Microprocessors. The AMI 6800 microprocessor family is ideal for lower volume applications, requiring the computing power and programmability of a computer. Using a standard microprocessor entails several microcircuits, and much of the combined capability may not actually be used in the application. A custom circuit, on the other hand, can incorporate only the necessary functions-onto one chip-thus conserving cost and space.


## COST AND RISK IN USING CUSTOM CIRCUITS

Costs of custom circuits vary widely, depending on the complexity of the design. But they may not be as high as generally believed, and current trends indicate a continuing decrease. The plot below gives some guidelines for comparing custom circuits with standard microprocessors.


The cost of designing and manufacturing a custom circuit must be weighed against the many benefits, all of which can be reduced to dollar savings. For example, by placing more functions on a single chip and reducing the need for other components, product assembly costs are reduced, along with inventory requirements. Reliability is improved and with it, labor costs for servicing and warranty repair. A reduced component count can mean a smaller product (requiring less material), lowered shipping costs and easier handling, reduced power consumption, and improved maintainability. All these also enhance product marketability.


Risks in going custom are minimal because of AMI's comprehensive quality assurance and testing program. Breadboarding and/or computer simulation of the circuit logic are used by AMI to fully debug the circuit before production begins. In the early design stages AMI test engineers review the design to make sure the circuit can be adequately and economically tested. Prototypes are provided to customers for their evaluation and approval before production begins. And once production starts, AMI maintains a complete lot traceability system as part of the quality assurance program. Dual fabrication assembly facilities assure uninterrupted supply of product.

## HOW AMI WORKS WITH ITS CUSTOMERS TO PRODUCE CUSTOM MICROCIRCUITS

There are two ways AMI usually teams up with its customers:

- AMI designs and manufactures the circuit to meet customer requirements, or
- the customer designs the circuit, with AMI assistance, and AMI manufactures.

In addition, AMI is flexible in making other special arrangements.

## THE TOTAL AMI APPROACH

AMI's custom capability encompasses the entire development sequence of a product. The services which AMI provides to the customer start with five conceptual planning steps:

- System Definition
- System Design and Partitioning
- Preliminary Logic Design and Simulation
- Final Logic Design
- Chip Circuit Design

First, system definition requires the customer to have full knowledge of the system requirements for the circuit. Working with AMI's MOS/LSI application experts, the two companies form a team to develop a system which not only meets the needs, but also optimizes performance and economy.

Step two, system partitioning, follows the joint system definition, Partitioning involves the cataloging of functions into MOS subfunctions and then into chip functions. During this step of the program the best MOS process for the application is selected. Usually, functional flow charts and timing diagrams are generated as a preliminary step in the logic design.

Once partitioning is accomplished, preliminary logic design and simulation can be done. The chip functions, as catalogued in step two, are translated into MOS logic diagrams and traditional breadboarding techniques are quite often used to verify these logic designs. AMI also uses proprietary com-

puterized simulation programs for verification. These programs check the design, as well as help reduce time and cost of design verification.

Final logic design is next. First, errors discovered through breadboarding or simulation are corrected. Earlier partitioning may be refined, if the final logic design indicates a need. During the final logic design step, all system design objectives are analyzed again, MOS logic diagrams are finalized, chip sizes are estimated, and testing procedures are generated.

And then-chip circuit design. The topological chip layout is a precise science. The exact dimensions and placement of each transistor and other functions must be determined. The list of factors affecting chip design is almost endless: the use of space, the economy of functions, the versatility of functions, the power requirements, the manufacturing processes, the interconnections, the packaging, the performance of the circuit, the reliability of the design, and so on. All must be considered in the circuit layout design leading to final topological definition. Here again, AMI uses computerized circuit analysis programs to validate chip design and verify that the design meets performance objectives determined during system definition. The computerized analysis not only substantiates the logic, it is an integral part of the ongoing quality assurance program at AMI.

## CUSTOMER TOOLING: THE COOPERATIVE APPROACH

In this approach to custom MOS/LSI the customer designs the circuit, thus having complete control over the logic and electrical requirements, the design budget and schedule, the design changes prior to tooling, and the manufacture of the tooling itself.

Design workshops, consultation and information documentation packages are provided by AMI according to the needs of the customer. Also, sensitivity to confidentiality is a prime aspect of the way AMI does business.

AMI divides its customer interfacing procedure into four phases: Phase One is a feasibility study; Phase Two is preliminary water fabrication (a sample run); Phase Three, pre-production yield evaluation; and Phase Four, production.

The Phase One feasibility study ideally starts before MOS logic is drawn. AMI customer tooling engineers can provide suggestions on the MOS design, discuss process and design rule parameters, provide a standard test device, help plan ahead for testing, and provide information on the packaging and tooling interface. With this background, the engineers can give assistance if questions or problems arise during the course of the design.

AMI's experience has shown that the customer tooling interface works best when the customer is fully aware from the start of how AMI will manufacture the device. If the customer has already designed the circuit, the Phase One Feasibility Study begins when AMI provides a process and design rule questionnaire. This also gives AMI information about customer package requirements, testing needs and tooling interface level. AMI customer tooling engineers will review. the data to determine of AMI can meet all the customer requirements. At the end of this first phase AMI supplies the customer-without charge-a program plant, a firm quotation for the next two phases (preliminary wafer fabrication and yield evaluation), and a budgetary quotation for production.

During Phase Two, AMI will process one wafer lot and then map, optically inspect, package, and ship sample quantities of untested devices and, if the customer requires them, several untested wafers. Further, AMI guarantees that these sample devices will be within the agreed-upon process parameter values, and will meet AMI's standards of processing quality and workmanship. The customer can supply working plates for Phase Two, or AMI will accept pattern generator tape of 10 x reticles.


After the customer approves the Phase Two sample devices, AMI moves to Phase Three-preproduction yield evaluation. Here AMI generates the required manufacturing documentation, writes, rewrites or runs acceptance on the test program, and builds the wafer probe cards and the program board for AMI's own testers. AMI then makes several reproducibility runs of wafers and sorts them for yield information. AMI charges a fixed price for the Phase Two and this portion of the Phase Three effort.

From the reproducibility runs AMI will assemble and final test an appropriate number of good devices. The unit cost will be based on the costs for assembly, type of package and final test. These units in effect provide the customer a low volume production run for additional evaluation and startup production commitments.

Preproduction deliveries actually start during Phase Three. Initial production deliveries during Phase Four normally begin 9 to 11 weeks after approval of the preproduction units.

## CUSTOMER SUPPLIED TOOLING INTERFACE REQUIREMENTS

When the customer provides the tooling, AMI prefers to work with customer-supplied working plates at both the Phase One (feasibility) and Phase Two (prototyping) interface levels. If the customer does not supply working plates, AMI will make them from other tooling; pattern generator tapes, CAD tapes, 10 x reticles or other artwork. However, tooling other than working plates will move some cost from Phase Three to Phase Two.

In Phases Three and Four (yield evaluation and production), for quality control and logistics reasons AMI prefers to make its own working plates from original customer provided tooling. A pattern generator tape is the preferred interface level. However, AMI will also accept 10 x reticles and compatible CAD tapes.

## CUSTOMER TOOLING PREFERRED DESIGN PACKAGE:

- Pattern Generator Tape
- Sentry 600 Test Tape with Program Board
- Copy of Composite or 200x plot with critical dimensions noted
- Electrical Specification
- Bonding Diagram
- Logic Diagram
- Packaging Requirements
- Five Standard Devices fully tested to customer specification.


## CUSTOMER SUPPLIED TEST PROGRAMS

Because the development of test programs is still one of the most significant problem areas in customer tooling, AMI requests that customers who design the custom circuit themselves meet the following test requirements:

- Design the device to be testable on the Sentry 600
- Keep the test short ( $2 \mathrm{sec} . \max$.)
- Completely check out work pattern before supplying to AMI
- Make sure the device meets the specification supplied (electrical limits, test word)
- Supply a minimum of 5 standard parts fully tested to specification (all limits, all conditions)


## AMI MAKES THE FOLLOWING CUSTOMER TOOLING INTERFACE DOCUMENTS AVAILABLE TO THE CUSTOMER:

- AMI processes, technical descriptions
- General customer tooling interface book
- Sentry 600 tape interface
- AMI testing requirements
- Electromask pattern generator tape interface
- 10x reticles and working plate interface
- Packages and packaging requirements
- Sample electrical specification
- Probe card specifications
- Design rules and process parameters, including AMI's standard test device (all processes available under nondisclosure agreements only).



## AMI'S DEDICATION TO CUSTOM

Human Resources - AMI's engineering staff is without peer in experience designing custom MOS/LSI circuits. The company is presently completing new custom designs at the rate of four per month.

AMI divides engineering into five major functional categories:

- Development Engineering - responsible for circuit development.
- Customer Tooling Engineering - verifies customer provided materials and makes conversions to AMI standard design techniques.
- Product Engineering - insures the manufacturability and cost effectiveness of AMI products.
- Test Engineering and ROM Engineering - an inhouse group that serves special needs of the other technical groups.
- Engineering Support - provides a wide variety of functions with a sophisticated array of automated systems discussed later in this brochure.

In areas other than engineering, highly personalized program support starts with the signing of the contract and continues throughout the life of the project. Dedicated program managers continuously monitor the progress, report periodically to the customer, and control the scheduling.

Automated Facilities-Computer Aided Design (CAD)AMI has one of the most advanced CAD organizations in the microelectronics business, with a wealth of experience in supporting custom work. The tools for design automation are employed at many points in the custom design cycle, from the early logic stage to the making of production tooling:



1. Early in design a set of computer programs are used to assure that the logic is sound. The logic is modeled, exercised, and logic paths are determined for use later in test program generation. This step utilizes AMI's in-house Burroughs 6700 computer.
2. During the circuit design and topological layout phase several computer models are employed to identify potential problems, such as undesirable circuit interactions. The circuit is modeled exactly as it behaves and the results are used to assure that it will operate within allowable tolerances. The models used are probably the most sophisticated in the custom MOS industry.
3. Still another set of computer programs is used to check the physical layout of circuits on the chip. These programs make sure that all design rules are met for the particular MOS process being used.
4. AMI has developed an advanced method for symbolic layout of MOS integrated circuits (SLIC) that reduces design cycle time by about $30 \%$. This method minimizes hand drafting, by substituting symbols for complex multilevel circuit architecture. The designer must still draw by hand, but with the use of SLIC gets a better feel for how the total circuit is developing.

It is important to point out that AMI does not use "computer designed" or standard cell circuits. AMI's circuits are laid out by experienced designers for minimum chip size and the computer is used only as an aid.
5. Just prior to the start of manufacturing, a laser interferometer pattern generator is employed to make the tooling plates. Using this extremely accurate machine, chip circuitry can be scaled up or down to produce greater yields per wafer, if necessary.

## DESIGN AID TOOLS

- On-site Burroughs 6700 computer with multiprocessing capability
- Computer terminals (remote job entry and dial-in), located throughout the Santa Clara and Pocatello engineering facilities. Terminals tie into the on-site 6700 and timesharing services.
- Two Computervision interactive graphics systems, that allow on-line generation and editing of composite drawings; includes six drafting surfaces and two CRT displays.
- High-speed, high resolution Electromask pattern generator.
- Calcomp plotter facility, which provides a realiable backup for the pattern generator.
- Computer aided design software for logic simulation, system simulation, circuit analysis, circuit layout, design rule checking, test pattern generation, and ROM masking.


## AMI'S EXTENSIVE QUALITY ASSURANCE PROGRAM

The AMI Quality Assurance Program is an ongoing activity that pervades the entire design and manufacturing process. The quality assurance function includes a special group of inspectors, organizationally separate from production. The main responsibility of these inspectors is to examine and test custom circuits and all the raw materials that go into them. The following is a partial list of the quality control checkpoints in the creation of a custom circuit. At each of these preproduction steps, meticulous checks of both design and workmanship are made.

- Final logic design (system objectives are reviewed)
- Chip circuit design (uses computerized circuit analysis to verify that performance meets objectives)
- Composite check, to assure that design modes are met and continuity is verified
- Working plates check
- Mask fabrication checks
- Wafer fabrication checks
- Wafer sort (functional requirements are checked)
- Scribe and break with $100 \%$ optical inspection
- Die attach checks
- Lead bonding check, followed by $100 \%$ preseal optical inspection
- Seal checks
- Final tests
- Final electrical and environmental product assurance tests


Only after the checks at each of these steps have been completed is a device considered fully manufacturable. It is then turned over to production with its yield history. The production facility continues its own quality control checks, starting from wafer fabrication on through final quality assurance tests.

## TEST EQUIPMENT

AMI has made one of its two largest capital investments in automated testing systems. The company has the following test systems available:

- 12 Fairchild Sentry 600 Automated Test Systems. These machines are used for debugging prototypes, for solving design and testing problems and for production testing.
- A wide range of other testers, including a Teradyne J-384 and eight Programmable Automated Function Testers.

Information on all test equipment available at AMI is available on request.



## MOS PROCESSES

As an MOS industry leader, AMI is continuously investigating and researching new processes, production developments and techniques to improve product capability, reliability, and cost effectiveness. Currently, six basic MOS processes and numerous variations are used at AMI. Only those processes which prove reliability reproducible in a production environment are used. (See also Section 11 for technical descriptions of the processes.)

## P-CHANNEL, HIGH VOLTAGE, METAL GATE

This is the most mature process and because of its relative simplicity, has the lowest production cost per wafer. It provides high noise immunity, making it ideal for applications involving mechanical equipment which can generate rf noise and where low power dissipation is not a prime requirement. Because of the high voltage requirements associated with this process, the circuits produced are somewhat more difficult to interface with bipolar circuits than those produced with low voltage processes. The high voltage P-channel process is also less efficient in chip area utilization, especially when higher speeds are required.


## P-CHANNEL, ION IMPLANTED, METAL GATE

The ion implanted P-channel process is very similar to high voltage P-channel, except it has lower thresholds. (It is also known as the low voltage P-channel process.) It allows the use of depletion mode devices as load transistors, which greatly increase device speed per unit area, can lower power, improve noise margins, make bipolar interfacing easier, permit the use of unregulated power supplies (at the expense of greater chip area) and allow generation of full amplitude signals on the chip, with only one power supply. This latter feature can be especially useful in converting certain logic to much simpler forms and thus reducing chip area significantly. This process has been used in custom applications, where speed, noise immunity, and wide power supply tolerances are required.


## P-CHANNEL, SILICON GATE

This process has been used mostly in memories. Its two main features are (1) somewhat smaller transistor structures, and (2) availability of a partial third layer for interconnects, which can significantly reduce cell area and interconnections between cells. The device response is as fast as in P-channel low voltage process, but slower than in N -channel or CMOS processes.

## N-CHANNEL, SILICON GATE

N -channel devices are inherently faster than their Pchannel counterparts. In addition, the N -channel process allows high density designs because: (1) for a given device N -channel can charge or discharge a node faster than P-channel, (2) it has the self-aligning gate feature and," (3) the extra layer of interconnect, inherent in silicon gate, can be used to reduce chip interconnect area. Wafer processing is simple and, therefore, this is the lowest cost high-performance process. Interfacing with bipolar devices is easy because the circuit output is positive with respect to ground (like in a NPN transistor). This process is typically used for high speed dynamic circuits.

## N-CHANNEL ION IMPLANTED SILICON GATE (WITH DEPLETION LOADS)

This is a high performance process with all the advantages of N -channel Ion Implanted SiGate process, plus the increased speed associated with the availability of depletion loads. It is, best suited for single supply ( 5 to 9 V ) circuits that have high performance requirements and also must have high packing densities. The slight drawback of this process is the increased complexity arising from the additional processing steps, however, as more production experience is gained, it is becoming the most commonly used for custom designs.

## CMOS, SILICON GATE

The CMOS process has many advantages. The biggest asset is that its circuits draw very little static power (the
majority of power is consumed when switching occurs). CMOS Silicon Gate is also very fast, although as the operating frequency increases, the power dissipation approaches that found in other processes. CMOS also has very high noise immunity - comparable to ion implanted circuits using depletion mode load transistors. Like ion implanted depletion mode circuits, CMOS operates on a single power supply voltage, whose range can be very wide. The area used per logic function is quite large, but is likely to decrease as more experience is gained in designing CMOS circuits. CMOS chips are currently finding their way into ultralow power applications, such as electronic watches, clocks, and very low power memories, Also, in automotive electronics, where low standby current and high noise immunity are important, and in telecommunications circuits, where low power and high performance are required.

Comparison of AMI's MOS Processes

| Parameter | P-Channel <br> HiV <br> Metal <br> Gate | P-Channel <br> I $^{2}$ <br> Metal <br> Gate | P-Channel <br> SiGate | N-Channel <br> SiGate | N-Chann. <br> $1^{2}$ <br> SiGate <br> W/DEPL. | Complementary <br> CMOS |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Speed (per unit area) | 6 | 4 | 5 | 3 | 1 | 2 |
| Power Consumption (low speed) | 6 | 2 | 4 | 5 | 3 | 1 |
| Area (per logic function) | 4 | 3 | 3 | 2 | 1 | 6 |
| Noise Immunity | 4 | 2 | 5 | 5 | 3 | 1 |
| Logic Flexibility | 3 | 1 | 3 | 3 | 1 | 2 |
| On-Chip Clock Generation | 4 | 2 | 5 | 4 | 2 | 1 |
| Bipolar Compatibility | 5 | 2 | 3 | 1 | 1 | 2 |
| Power Supply Latitude | 4 | 2 | 4 | 5 | 2 | 1 |
| Process Simplicity | 1 | 2 | 2 | 3 | 5 | 6 |
| Process Maturity | 1 | 2 | 2 | 4 | 5 | 4 |

Rankings are relative among the processes, with the lowest number being most desirable.

## 10

## AMI Product Assurance Program

## Product Assurance Program

## INTRODUCTION

Quality is one of the most used, least understood, and variously defined assets of the semiconductor industry. At AMI we have always known just how important effective quality assurance, quality control, and reliability monitoring are in the ability to deliver a repeatably reliable product. Particularly, through the manufacture of custom MOS/LSI, experience has proved that one of the most important tasks of quality assurance is the effective control and monitoring of manufacturing processes. Such control and monitoring has a twofold purpose: to assure a consistently good product, and to assure that the product can be manufactured at a later date with the same degree of reliability.

To effectively achieve these objectives, AMI has developed a Product Assurance Program consisting of three major functions:

- Quality Control
- Quality Assurance
- Reliability

Each function has a different area of concern, but all share the responsibility for a reliable product.

## -The AMI Product Assurance Program

The program is based on MIL-STD-883, MIL-M-38510, and MIL-Q-9858A methods. Under this program, AMI manufactures highest quality MOS devices for all segments of the commercial and industrial market and, under special adaptations of the basic program, also manufactures high reliability devices to full military specifications for specific customers.

The three aspects of the AMI Product Assurance Program - Quality Control, Quality Assurance, and Reliability have been developed as a result of many years of experience in MOS device design and manufacture.

Quality Control establishes that every method meets, or fails to meet, product parameters $-Q A$ checks results.

Quality Control establishes that every method meest, or fails to meet, processing or production standards - QC checks methods.

Reliability establishes that QA and QC are effective Reliability checks device performance.

One indication that the AMI Product Assurance Program has been effective, is that NASA has endorsed AMI products for flight quality hardware since 1967. The Lunar Landers and Mars Landers all have incorporated AMI circuits, and AMI circuits have also been utilized in the Viking and Vinson programs, as well as many other military airborne and reconnaissance hardware programs.

## QUALITY CONTROL

The Quality Control function in AMI's Product Assurance Program involves constant monitoring of all aspects of materials and production, starting with the raw materials purchased, through all processing steps, to device shipment. There are three major areas of Quality Control:

- Incoming Materials Control
- Microlithography Control
- Process/Assembly Control


## Incoming Materials Control

All purchased materials, including raw silicon, are checked carefully to various test and sampling plans. The purpose of incoming materials inspection is to ensure that all items required for the production of AMI MOS circuits meet such standards as are required for the production of high quality, high reliability devices.

Incoming inspection is performed to specifications agreed to by suppliers of all materials. The Quality Control group continuously analyzes supplier performance, performs comparative analysis of different suppliers, and qualifies the suppliers.

Tests are performed on all direct material, including packages, wire, lids, eutectics, and lead frames. These tests are performed using a basic sampling plan in accordance with MIL-S-19500, generally to a Lot Tolerance Percent Defective (LTPD) level of $10 \%$. The AQL must be below $1 \%$ overall.

Two incoming material inspection sequences illustrate the thoroughness of AMI Quality Control:

- Purchased packages are first inspected visually. Then, dimensional inspections are performed, followed by a full functional inspection, which subjects the packages to an entire production run simulation. Finally, a full electrical evaluation is made, including checks of the insulation, resistance, and lead-to-lead isolation. A package lot which passes these tests to an acceptable LTPD level is accepted.
- Raw silicon must also pass visual and dimensional checks. In addition, a preferential etch quality inspection is performed. For this inspection, the underlayers of bulk silicon are examined for potential anomalies such as dislocation, slippage, or etch pits. Resistivity of the silicon is also tested.


## Microlithography Control

Microlithography involves the processes which result in finished working plates, used for the fabrication of wafers. These processes are pattern or artwork generation, photoreduction, and the actual printing of the working plates.

Pattern generation now is the most common practice at AMI. The circuit layout is digitized and stored on a tape, which then is read into an automated pattern generator, which prints a highly accurate 10 x reticle directly.

In cases where the more traditional method of artwork generation is used whether Rubylith, Gerber Plots, AMI generated or customer generated - the artwork is thoroughly inspected. It is checked for level-to-level registration and dimensional tolerances. Also, a close visual inspection of the workmanship is made. AMI artwork is usually produced at 200 x magnification and must conform to stringent design rules, which have been developed over a period of years, as part of the process control requirements.

Acceptable artwork is photographically reduced to a 20x magnification, and then further to a $10 x$ magnification. The resulting 10 x reticles are then used for producing 1 x masters. The masters undergo severe registration comparisons to a registration master and all dimensions are checked to insure that reductions have been precise. During this step, image and geometry are scrutinized for missing or faded portions and other possible photographic omissions.

For a typical P-channel silicon gate device, master sets are checked at all six geometry levels in various combinations against each other and against a proven master set. Allowable deviations within the die are limited to 0.5 micron, deviations within a plate are limited to 1 micron, and all plate deviations are considered cumulatively.

Upon successful completion of a device master set, it is released to manufacturing where the 1 x plates are printed. A sample inspection is performed by manufacturing on each $30-$ plate lot and the entire lot is returned to Quality Control for final acceptance. Quality Control performs audits on each manufacturing inspector daily, by sample inspection techniques.

The plates can be rejected first by manufacturing, when the 30 -plate lots are inspected, or by Quality Control when the lots are submitted for final acceptance. If either group rejects the plates, they are rescreened and then undergo the same inspection sequence. In the rescreening process, the plates undergo registration checks; visual checks for pin holes, protrusions, and faded or missing images, as well as all critical dimension checks.

## Process Control

Once device production has started in manufacturing, AMI Quality Control becomes involved in one of the most important aspects of the Product Assurance Program - the analysis and monitoring of virtually all production processes, equipment, and devices.

Process controls are performed in the fabrication area, by the Quality Control Fabrication Group, to assure adherence to
specifications. This involves checks on operators, equipment and environment. Operators are tested for familiarity with equipment and adherence to procedure. Equipment is closely checked both through calibration and maintenance audits. Environmental control involves close monitoring of temperature, relative humidity, water resistivity and bacteria content, as well as particle content in ambient air. All parameters are accurately controlled to minimize the possiblity of contamination or adverse effects due to temperature or humidity excesses.

Experience has proven that such close control of the operators, equipment, and environment is highly effective towards improved quality and increased yields.

In addition to the specification adherence activities of the QC Fabrication Group, a QC Laboratory performs constant process monitoring of virtually every step of all processes. Specimens are taken from all production steps and critically evaluated. Sampling frequency varies, depending on the process, but generally, oxidation, diffusion, masking, and evaporization are the most closely monitored steps.

Results are supplied both to manufacturing and engineering. When evidence of a problem occurs, QC provides recommendations for corrections and follows up the corrective action taken.

Optical inspections are performed at several steps; quality control limits are based on a $10 \%$ LTPD. The chart in Figure 1 shows process steps and process control points.

## QUALITY ASSURANCE

The Quality Assurance function in the Product Assurance Program involves checking the ability of manufactured parts to meet specifications. In addition, the QA group also is responsible for calibration of all equipment, and for the maintenance of AMI internal product specifications, to assure that they are always in conformance with customer specifications, or other AMI specifications.

After devices undergo $100 \%$ testing in manufacturing, they are sent to Quality Assurance for acceptance. Lots are defined, and using the product specifications, sample sizes are determined, along with the types of tests to be performed and the test equipment to be used. Lots must pass QA testing either with an LTPD or $10 \%$, or less, if the specification requires tighter limits.

Three types of tests are performed on the samples: visual/mechanical, parametric, and functional. All tests are performed both at room temperature and at elevated temperature. In addition, a number of other special temperature tests may be performed, if required by the specification. Generally, high temperature tests are at $125^{\circ} \mathrm{C}$.

To perform the tests, QA uses AMI PAFT test systems, ROM test systems, Macrodata testers, Fairchild Sentry systems,

Figure 1. Flowchart of Product Assurance Program Implementation


Western Digital Spartan systems, Impact testers, and various bench test units. In special instances a part may also be tested in a real life environment, in the equipment which is to finally utilize it.

If a lot is rejected during QA testing, it is returned to the production source for an electrical rescreening. It is then returned to QA for acceptance, but is identified as a resubmitted lot. If it fails again, it is discarded and corrective action
in engineering is initiated. As evidence of the problem is detected, the parts may also be traced all the way back to the wafer run, to analyze the cause.

When a lot is acceptable, it is sent to packaging and then to finished goods. When parts are sent from finished goods, they are again checked by the QA group to a $10 \%$ LTPD, with visual/mechanical tests. Also, all supporting documentation for the parts is verified, including QA acceptance, special customer specifications, certificates of compliance, etc. Only after this last check are devices considered ready for plant clearance.

If there are customer returns, they are first sample tested by QA, to determine the cause of the return. (Many times an invalid customer test will incorrectly cause returns.) After QA evaluates all returns, they are sent to Reliability for failure analysis.

## RELIABILITY

The Reliability function in the Product Assurance Program involves process qualification, device qualification, package qualification, reliability program qualification, and failure analysis. To perform these functions AMI Reliability group is organized into two major areas:

- Reliability Laboratory
- Failure Analysis


## Reliability Laboratory

AMI Reliability Laboratory is responsible for the following functions:

- New Process Qualification
- Process Change Qualification
- Process Monitoring
- New Device Qualification
- Device Change Qualification
- New Package Qualification
- Device Monitoring
- Package Change Qualification
- Package Monitoring
- High Reliability Programs

There are various closely interrelated and interactive phases involved in the development of a new process, device, package, or reliability program. A process change may affect device performance, a device change may affect process repeatability, and a package change may affect both device performance and process repeatability. To be effective, the Reliability Laboratory must monitor and analyze all aspects of new or changed processes, devices, and packages. It must be determined what the final effect is on product reliability, and then evaluate the merits of the innovation or change.

## Process Qualification

For example, AMI Research and Development group recommends a new process or process alteration when it feels that the change can result in product improvement. The Reliability Laboratory then performs appropriate environmental and electrical evaluations of new process. Typically, a special test vehicle, or "rel chip", generated by R\&D during process development, is used to qualify the recommended new process or process change.

The rel chip is composed of circuit elements similar to those that may be required under worst-case circuit design conditions. The rel chip elements are standard for any given process, and thus allow precise comparisons between diffusion runs. The following is an example of what is included on a typical rel chip:

- A discrete inverter and an MOS capacitor
- A large P-N junction covered by an MOS capacitor
- A large P-N junction area (identical to the junction area above, but without the MOS capacitor)
- A large area MOS capacitor over substrate
- Several long contact strings with different contact geometries.
- Several long conductor geometries, which cross a series of eight deeply etched areas.

Each circuit element of a rel chip allows a specific test to be performed. As an example, the discrete inverter and MOS load device accommodate power life tests. As a consequence, any type of parameter drift can be observed. The MOS capacitor, covering the large P-N junction, can serve to indicate the presence of contamination in the oxide, under the oxide, or in the bulk silicon. If unusual drift is evidenced, the location of contamination can be determined through analysis of the additional MOS capacitor and the large P-N junction area. The metal conductor interconnecting contacts is useful for life testing under relatively high current conditions. It facilitates the detection of metal separation when moisture or other contaminants are present.

The conductors crossing deeply etched areas allow the checking of process control. Rather than depending upon optical inspection of metal quality, burned out areas caused by high currents are readily identified and provide a quantitative measure of metal quality.

If the Reliability Laboratory determines that a recommended new process or process change is viable for manufacturing purposes, further analysis is necessary to determine that production devices can be manufactured in high volume, in a repeatable and reliable manner.

## Process Monitoring

In addition to process qualification, the Reliability group also conducts ongoing process monitoring programs. Once every 90 days each major production process is evaluated using rel chips as test vehicles. The resulting test data is analyzed for parameter limits and process stability. In this manner AMI can help assure repeatability and high product quality.

## Package Qualification

New packages are also qualified before they are adopted. To analyze packages, a qualification matrix is designed, according to which the new package and an established package (used for control) are tested concurrently. The test matrix consists of a full spectrum of electrical and environmental stress tests, in accordance with MIL-STD-883.

## Failure Analysis

Another important function of the Reliability group is failure analysis. Scanning electron microscopes, high power optical microscopes, diagnostic probe stations, and other equipment is used in failure analysis of devices submitted from various sources. It is the function of the Reliability group to determine the cause of failure and recommend corrective action.

The Reliability group provides a failure anlaysis service for the previously mentioned in-house programs and for the evaluation of customer returns. All AMI customers are provided a failure analysis service for any part that fails within one year from date of purchase and the results of the analysis are returned in the form of a written report.

## SUMMARY

The Product Assurance Program at AMI is oriented towards process control and monitoring, and the evaluation of devices. The Program consists of three major functions: Quality Control, Quality Assurance, and Reliability. Constant monitoring of all phases of production, with information feedback at all levels, allows fast and efficient detection of problems, evaluation and analysis, correction, and verification of the correction. The overall result is a line of products which are highly repeatable and reliable, with a very low reject level.

## 11

MOS Processes

FIGURE 11-1. EVOLUTION OF MAJOR MOS PROCESSES, CHRONOLOGICAL CHART


Note: The year adjacent to each process indicates the approximate time when it was first used in volume production.

## INTRODUCTION

From the first attempts, some dozen years ago, to manufacture MOS devices commercially, the MOS integrated circuit industry has grown to be one of the largest in all of electronics. MOS/LSI circuits are found in virtually every kind of electronic test and measurement instrument, and are the mainstay of such end products as calculators, digital watches and clocks, computer memories, automotive control systems, home appliances, entertainment systems, and many others.

Every major integrated circuits manufacturer today has some type of MOS product line and MOS is growing faster than any other segment of the entire electronics industryboth, by the increasing demand for existing products and through innovative expansion into new applications.

Manufacturing technologies in the MOS industry have evolved from a single early MOS process to several basic processes and many variations thereof, variously developed and used by different manufacturers. It is the purpose of this section to survey the basic MOS processes and provide a comparative overview.

## EVOLUTION OF MOS

The earliest commercial MOS processes were developed by trial and error to the point where a manufacturer could produce a device that worked satisfactorily and would give a reasonable yield. It made sense for the manufacturer to stay with his process faithfully, for fear of disturbing a working combination of process steps and thus interrupting the entire production. This was the only practical and profitable manner of producing devices during the early years of MOS.

Out of this empirical heritage grew a more thorough understanding of the technology-both from the accumulation of production experience, as well as from research into the processing steps and the basic properties of materials. As a result, the MOS industry increased its facility to predictably vary processing techniques, introduce entirely new process steps, and use new materials. An early example of the alteration of processing techniques was the variation of oxide thickness; ion implantation became an entirely new process step; and the polysilicon gate electrode or silicon nitride passivation exemplifies the use of a new material. Some of the newest processes, such as VMOS, illustrate even more fundamental deviation-a completely new structural form of the classic MOS transistor device.

The earliest MOS process (see Figure 11-1) was the P-channel Metal Gate. Although there were prior unseccessful attempts by various manufacturers to develop a process and become established in the MOS business, not until 1967, when American Microsystems began to manufacture and market its products, was it proven that MOS integrated circuits are an economically and technologically viable product. Thus, the P-channel Metal Gate process became the progenitor for an entire MOS industry, and was the foundation for development of all the other processes.

As new MOS processes were developed, each was refined for particular performance characteristics or some manufacturing advantage. Now, it is common that a particular process has a preferred application-a specific product or type of circuit. Today, there is no major MOS manufacturer who still uses only one process.

## THE MOS TRANSISTOR

MOS integrated circuits are based on the MOS (metal-oxide-silicon) transistor, also called a MOSFET. These transistors are the result of early research done by Sah, Ihantola and Moll, Hofstein and Heiman, Heil, as well as many others. Some of their work dates as far back as 1930. The following four pages contain a brief summary of the physiochemical and electronic theory of MOS transistors, followed by a discussion of some specific MOS transistor design considerations.

## P-CHANNEL AND N-CHANNEL TRANSISTORS

If an electrode is located near the surface of bulk semiconductor material, a voltage applied to the electrodes causes the conducting properties of the semiconductor surface to be altered. This is referred to as the surface field effect and is the fundamental phenomenon on which operation of the MOS transistor is based.

The bulk semiconductor material, or substrate, can be either P-type or N-type silicon. If P-type silicon is used, as shown in Figure 11-2, two N regions are diffused into the substrate. The electrode is positioned in the area between the two N regions and insulated from the substrate by a thin layer of a dielectric, such as silicon dioxide. Now, as long as the voltage on the electrode is slightly negative with respect to the substrate, it will cause the P-type silicon near the surface to become accumulated with positive charges, attracted by the negative electrical field of the electrode. As the electrode voltage is changed to be slightly positive with respect to the substrate, the surface will begin to be depleted of mobile positive charges and will cause a predominantly negative charge to appear. And if the voltage is increased still further, the surface becomes inverted and contains what may be thought of as a continuous layer of mobile negative charges-in the form of electrons. Thus, the surface essentially becomes N type silicon. It is this latter state of inversion that is of prime interest, because it creates a conducting N channel between the two N regions, and thus allows current to flow.

In an MOS transistor the two N regions are known as the source and drain, whereas the electrode is referred to as the gate. (The lamination in the gate area gives rise to the name metal-oxide-silicon, or MOS.) The electrode voltage required to create the conducting channel is referred to as the threshold voltage $\mathrm{V}_{\mathrm{T}}$ and is an important parameter in circuit design, because it represents that gate voltage required to turn the transistor on. Threshold voltage is discussed in more detail later.

FIGURE 11-2. CROSSECTION OF AN N-CHANNEL TRANSISTOR


P-type and N-type Silicon

P-type silicon is made by doping pure silicon, during its crystal growth stages, with impurity (dopant) atoms, commonly boron. The boron impurity causes the silicon to become a seminconductor, which conducts by virtue of mobile positive charges dispersed throughout its structure. The positive charges are the absence of an electron in the outermost shell of the silicon atoms, usually referred to as "holes". In a similar manner, $N$-type silicon is made by doping pure silicon with impurity atoms such as phosphorus, antimony, or arsenic, which leaves an "extra" loosely bound electron in the outermost shell of the silicon atoms. Thus, in N-type silicon conduction takes place by means of mobile negative charges.


MOS PROCESSES

The above structure is that of an $N$-channel MOS transistor operating in the enhancement mode. That is, as the gate voltage is raised, it enhances the flow of current in the N channel between the source and drain. It is equally possible, however, to make a $P$-channel enhancement mode transistor, by diffusing two $P$ regions in an N-type substrate and then increasing the gate voltage in a negative direction, to accumulate positive charge at the surface and thus create a P channel between the source and drain. Figure 11-3 shows a P-channel transistor.

In contrast to the enhancement mode transistor, there can also be a depletion mode transistor-which simply refers to the fact that the transistor is in a conducting state without any bias voltage on the gate; a bias must be applied to decrease the current flow.

There are two ways in which a depletion mode transistor can be made. First, it is actually more characteristic for an N -channel transistor device to operate in depletion mode, rather than in enhancement. A part of the reason is because the silicon dioxide insulating layer between the gate electrode and the substrate always has an internal positive charge, which acts toward the formation of an N channel, in much the same way as an applied positive gate bias does. Therefore, an Nchannel transistor may intrinsically be a depletion mode device and special processing techniques are required to cause it to operate in enhancement mode.

FIGURE 11-3. CROSSECTION AND SCHEMATIC SYMBOL OF A P-CHANNEL TRANSISTOR


Another way to make depletion mode transistor is by ion implantation. In the case of a P-channel transistor, the N-type substrate is bombarded with P-type (acceptor) impurity ions, to actually convert the surface of the substrate to P-type. Thus, a P channel is formed and will conduct current between the source and drain without any gate bias. Ion implantation is a special technique, described and illustrated in more detail later.

## VOLTAGE-CURRENT CHARACTERISTICS

The voltage-current relationships in an MOS transistor can be considered by using the P-channel transistor shown in Figure 11-3. If the gate voltage $\mathrm{V}_{\mathrm{G}}$ becomes more negative than the threshold voltage $\mathrm{V}_{\mathrm{T}}(-2.0$ volts with respect to the substrate surface under the gate electrode, assuming $\mathrm{V}_{\mathrm{S}}=$ 0 V ), a channel is formed and hole current can flow between the source and the drain. There is a voltage drop along the channel (the channel acts as a resistive element) and because of this gradient, $\mathrm{V}_{\mathrm{T}}$ is defined with respect to one point in the channel. This point is where the channel joins the source region, where the channel and source voltage is the same. Thus, $\mathrm{V}_{\mathrm{T}}$ is actually defined with respect to the source and the common expression for it is:

$$
\mathrm{V}_{\mathrm{T}}=\mathrm{G}_{\mathrm{G}}-\mathrm{V}_{\mathrm{S}} \quad \text { (when the channel starts to form) }
$$

The magnitude of the channel current depends on the drain voltage $\mathrm{V}_{\mathrm{D}}$. With the source at 0 V , current will flow any time $V_{D}$ is negative.

As $V_{D}$ is increased in the negative direction, current increases in a linear manner, until the transistor is saturated, at which time further increase in $V_{D}$ does not materially increase the current. The point of saturation depends on the voltage applied to the gate, as shown by the series of drain current curves in Figure 11-4. The gate voltage can be used to raise the upper limit (saturation level) of current flow, and the maximum current is limited either by the dielectric breakdown between the gate electrode and the substrate, or by other factors described below. The gate voltage $\mathrm{V}_{\mathrm{G}}$ is related to the drain voltage at saturation, $\mathrm{V}_{\mathrm{D} \text { Sat }}$, by the following equation:

$$
\mathrm{V}_{\mathrm{DSat}}=\mathrm{V}_{\mathrm{G}}-\mathrm{V}_{\mathrm{T}}
$$

The saturation point often is also referred to as pinch-off, due to the fact that an inversion layer no longer exists adjacent to the drain (channel current, however, continues to flow).

When an MOS transistor is in a circuit, the drain may be connected to a drain supply voltage, designated $\mathrm{V}_{\mathrm{DD}}$, or the drain connection may serve as the output of the circuit. Both conditions are shown in the inverter circuit, Figure 11-5. The gate commonly serves as the input connection, or it may also be connected to a supply voltage, designated $\mathrm{V}_{\mathrm{GG}}$. The source
serves as the reference against which $\mathrm{V}_{\mathrm{T}}$ and all other voltages are measured. It is common to have the source tied to ground, but it may also be at a voltage other than ground. If the source is tied to a supply voltage, that voltage is designated $\mathrm{V}_{\mathrm{SS}}$.

The substrate, or body, is also commonly tied to ground, although back biasing the substrate is a specific technique for changing the effective $\mathrm{V}_{\mathrm{T}}$ value. The influence of substrate back bias on $\mathrm{V}_{\mathrm{T}}$ is referred to as the body effect and is, for example, used with N -channel devices to raise the $\mathrm{V}_{\mathrm{T}}$ to an operationally more desirable value than the intrinsic $\mathrm{V}_{\mathrm{T}}$.

Considering the effects of both the source and substrate bias on the gate threshold voltage, and using the P-channel transistor in Figure 11-3 as an example, their relationships are as follows. The $\mathrm{V}_{\mathrm{T}}$ is always -2 V with respect to the source. That means that if $\mathrm{V}_{\mathrm{SS}}$ is, for example, changed from 0 to +5 V , $\mathrm{V}_{\mathrm{G}}$ required to turn the transistor on will change from -2 V to +3 V - provided that the substrate voltage is also changed to +5 V , so that there is no substrate-to-source bias. If the source now is returned to 0 V , while the substrate remains at +5 V ,

## FIGURE 11-4. DRAIN CHARACTERISTIC CURVES OF AN MOS TRANSISTOR



[^12]FIGURE 11-5. TYPICAL INVERTER USING BOTH DEPLETION AND ENHANCEMENT MODE TRANSISTORS

there is 5 volts back bias and this causes the body effect to shift $\mathrm{V}_{\mathrm{T}}$ by an amount approximated by the formula:

$$
\Delta \mathrm{V}_{\mathrm{T}}=-\gamma \sqrt{\mathrm{V}_{\mathrm{BS}}}
$$

Where $\mathrm{V}_{\mathrm{BS}}$ is the substrate-to-source back bias the $\gamma$ is the body effect term (a constant that typically varies from 0.5 to 0.75 , depending on the process and the doping concentrations). Thus, the effective $\mathrm{V}_{\mathrm{T}}$ in this example is $-2-(0.5 \sqrt{5}) \approx-3.1$ volts (using $\gamma=0.5$ ).

Note that there can never be any forward substrate-tosource bias (of 0.6 volts or more), because it would cause current flow between the substrate and the source, the same as in a forward biased diode. By the same token, if back bias is increased beyond the diode breakdown voltage, conduction will occur also. This is characteristically what happens when the drain voltage $\mathrm{V}_{\mathrm{D}}$ is increased much beyond its value at channel current saturation. In such case the drain-to-substrate junction breaks down and avalanching of drain current takes place.

In summary, the operating range of an MOS transistor, is defined by the drain, source, substrate, or gate voltages. The drain, source, and substrate voltages can be between a forward bias condition of less than 0.6 V and a back bias up to the diode breakdown voltage of the drain-substrate junction. Any time the voltages are outside this range there is conduction between either the source or drain and the substrate, and the transistor is not performing its proper function. The gate voltage is limited by gateto-substrate breakdown.

## Implementing Logic With MOS Transistors



NOR


NAND Gate


Multiple Logic Element

In addition, depending on the proximity of the drain and source regions (i.e., the length of the channel), another type of breakdown, known as punch-through can also occur and become the limiting factor. In punch-through the substrate in the area between the drain and source becomes depleted and current flow through it increases, until it is limited by the external circuit.

## OTHER MOS CIRCUIT ELEMENTS

In designing circuits with MOS devices, resistive and capacitive elements can be implemented in several different ways. A resistor can either be a diffused or ion implanted strip in bulk silicon, or, more commonly, a high impedance MOS transistor is used solely as the resistive load. With a properly selected gate bias voltage the MOS transistor generally turns out to be a more compact load. Likewise, a capacitor can either be constructed by an electrode over bulk silicon region (Figure 11-12), or, more often, the parasitic capacitances of transistors are utilized (as described on page 11-9 and illustrated in Figure 11-8).

## MOS DESIGN CONSIDERATIONS

In the design and manufacture of an MOS integrated circuit, there always are several main objectives of performance, cost, manufacturing feasibility, etc. Such objectives must be given priorities and optimized.

This is equally true for an MOS manufacturer who is planning a standard product, as for an end user considering the design of a custom circuit. Some of the essential parameters that must be considered are as follows:

- Speed-the slowest internal propagation delay allowable in the circuit and the output signal rise and fall times.
- Power-the amount of power than may be consumed during operation. It is related to junction temperature, and usually affects chip size.
- Type of Logic-will the circuit be static or dynamic, does it consist of all random logic or of repetitive segments of logic, like in a shift register? These considerations determine basic approaches to design and topological layout of the chip.
- Application-factors that depend on the basic nature and environment of the equipment in which the circuit is to be used. Includes design considerations related to temperature, humidity, electrical noise, range of power consumption, and others.
- Power Supplies-the number of different voltages available to the circuit; their polarities and ranges.
- Clock Signals-the amplitude and frequency of needed clock signals, as well as requirements to gate or otherwise process the signals. (The amplitudes and duration of clock voltage levels are critical to the design of conduction ratios and coupler transistors.)
- Interface Requirements-the requirements to respond to certain voltage or current conditions at input or output.
- Packaging-the type of packages in which it is possible to mount the finished chip (depending on factors such as heat dissipation, size, etc.). Packages can be plastic, ceramic, Cer-DIP, or other types.
- Final Cost-the cost of the finished packaged and fullytested device. (Cost depends on the process, manufacturing yields, testing and packaging costs, etc.)

The MOS design engineer can begin to achieve some of these objectives during system design, partitioning, and circuit design stages, but in integrated circuits the fundamental decisions occur at the atomic structure level of materials and the microscopic dimensional level of individual circuit elements. Here the design engineer can fix performance characteristics of individual devices (transistors, resistors, etc.) and thereby structure the performance of the whole circuit. The specific device performance characteristics that the designer is concerned with are exemplified by those described on this and the following page, but to implement them he makes certain process and device dimension oriented decisions, listed below:

- Materials-the kind of substrate to be used, its doping concentrations, choice of silicon or aluminum for the gate electrode, etc.
- Process Techniques-the type of diffusion to be used; its duration; use of ion implantation for altering the threshold voltages; or the use of any other special steps or procedures. (A particular combination of Materials and Process Techniques defines the MOS process.)
- Device Configuration-the size and dimensional proportions of the channel, drain, and source regions of each transistor; spacing between circuit elements and between interconnections; thickness of oxide and metal deposits (most of these dimensions are incorporated into the final masks used in manufacturing).

Therefore, to fully appreciate the difference between MOS processes, one must understand both the basic device choice of a particular material, process steps; and device dimensions.

## THRESHOLD VOLTAGE $V_{T}$

One of the most basic determinants of device performance characteristics is the threshold voltage $\mathrm{V}_{\mathrm{T}}$. The concept of $\mathrm{V}_{\mathrm{T}}$ and its role as a current determinant in an MOS transistor was described above, but it is important to consider the many different ways in which the $\mathrm{V}_{\mathrm{T}}$ level can be altered in a transistor.

The level of $\mathrm{V}_{\mathrm{T}}$ in an MOS transistor is very important because, in addition to affecting the amount of current, it affects the interface signal voltages, the level and polarity of power supply voltages needed in the circuit (thereby the power consumption), and indirectly also the speed of the transistor. Generally, in enhancement mode devices $\mathrm{V}_{\mathrm{T}}$ must be sufficiently above or below 0 V to provide a definite on and off biasing range, but not so much that it makes interfacing input signals difficult or causes high power consumption. A lower threshold is particularly important when a clock signal is used to turn the transistor on and off.

One fundamental determinant of $\mathrm{V}_{\mathrm{T}}$ is the doping level of the substrate: the higher the dopant concentration in the substrate the higher the threshold voltage. Doping level of the substrate is determined at the time when the crystal is grown, but can be altered by ion implantation. Ion implantation consists of bombarding the surface of the substrate with dopant ions to change the substrate characteristics in the surface layer, where it interacts with the electric field of the gate electrode.

Another determinant of $\mathrm{V}_{\mathrm{T}}$ is the gate insulator-both its thickness and the material itself (commonly silicon dioxide). A decrease in thickness lowers $\mathrm{V}_{\mathrm{T}}$, but at the same time increases the risk of capacitive shorting between the gate electrode and the substrate or diffused regions. Different dielectric materials have been tried by various manufacturers to overcome the shorting.

An intrinsic determinant of $\mathrm{V}_{\mathrm{T}}$ is the choice of gate electrode and substrate materials. This relates to the physics concept of work function, which represents the binding energy of an electron in a particular material. When polycrystalline doped silicon is used as a gate electrode instead of aluminum, the work function changes in such a way as to cause a lower $\mathrm{V}_{\mathrm{T}}$. This is a basic difference between aluminum gate and silicon gate processes.

In relation to substrate material, there are two basic crystalline structures that can be used in MOS transistors. One is known as $\langle 111\rangle$ silicon and causes a relatively higher $\mathrm{V}_{\mathrm{T}}$, the other is $\langle 100\rangle$ silicon and causes a lower $\mathrm{V}_{\mathrm{T}}$. There are, however,
some tradeoffs between the two, relating to a parasitic field oxide threshold voltage $\mathrm{V}_{\mathrm{TF}}$, discussed later under the P -channel Metal Gate process.

## W/Q RATIO

One of the very important dimension-related design parameters is the width-to-length ratio of the transistor channel. The W/ C ratio determines the total resistance of the channel, is one determinant of speed, and relates to the overall size of the transistor. Thus, it affects the final chip size, which, in turn, relates to the yield and thereby to final costs.

It is a typical procedure for a designer to start out with the basic speed requirements of a circuit, then calculate the inherent capacitance of all transistors that are used as loads in the circuit, and finally choose the W/X of all driving transistors to provide the drive current, corresponding to the speed requirements. Figure 11-6 shows how the speed of a typical pair of inverters relates to the $\mathrm{W} / \mathrm{\ell}$ ratio of their transistors.

Another use of the $\mathrm{W} / \ell$ ratio is in calculating the voltage drop across a transistor. In an inverter, as in Figure 11-5, where two transistors are connected in series, the relative voltage drop across each transistor is determined by choosing the two $\mathrm{W} / \ell$ ratios, so that their resistances are in the corresponding proportion.

## CAPACITANCE

Another major concern in MOS transistor design is capacitance. Capacitance usually is considered in several parts.

FIGURE 11-6. TYPICAL INVERTER PAIR DELAY VS. W/ $\ell$ FOR VARIOUS MOS PROCESSES


First, the gate electrode and the surface of the silicon substrate form a parallel plate capacitor, with the silicon oxide serving as the dielectric. Second, both are source and drain junctions with the substrate constitute a capacitor, with the depletion region acting as the dielectric. Third, there is capacitance between the gate electrode and both the source and the drain.

This latter capacitance is particularly important in all transistors in which the gate electrode overlaps the source and drain regions and it does so in all except those manufactured by the self-aligning gate processes, see Figure 11-3. This overlap is necessary in manufacture, to allow for mask tolerances: the gate electrode metal deposit must always reach all the way from the source to the drain and the only way to assure this is to allow a positive (overlap) mask tolerance.

Capacitance, of course, affects the speed of a transistor and also its power consumption. The more capacitance loading a transistor presents to an input signal, the more time is required to turn the transistor on. Power consumption considerations become particularly important at high operating at high operating frequencies.

In addition to having undesireable effects on circuit performance, the intrinsic capacitances can also be used beneficially in MOS circuit design. In dynamic MOS circuits capacitance is very often used for temporary storage of charge representing a logic level. In a typical MOS shift register stage, Figure 11-7, the equivalent capacitances C 1 and C 2 are used to store data between clock pulses. Capacitance C1, for example, represents the sum of the drain-to-substrate capacitance of Q3, gate capacitance of Q4, and also the capacitance of the interconnect line between Q3 and Q4.

FIGURE 11-7. TYPICAL P-CHANNEL SHIFT REGISTER STAGE


In a similar manner, dynamic RAMs used parasitic capacitances of transistors for storage of the logic 1 or 0 bit, until the emergence of the single transistor cell introduced the use of a dedicated capacitor. (See Figure 11-12.)

## MOBILITY

The term mobility (designated $\mu$ ) refers to the intrinsic current carrying properties of N and P doped silicon. In N doped silicon the majority current carriers are free electrons (see inset on page 11-4), whereas in P-doped silicon current is carried by means of holes. The mobility of electrons is approximately $2: 5$ times that of holes and therefore N -channel transistors are faster than P-channel. For the same channel size (or $\mathrm{W} / \ell$ ratio) N -channel transistor can also carry more current.

## PROCESS DESCRIPTIONS

Each of the major MOS processes is described on the following pages. First, the established production proven processes are described, followed by those advanced processes, which are starting to go into volume production now. In each case, the basic processes is described first, followed by an explanation of its advantages, applications, etc. The less common processes, such as MNOS (metal-Nitride Oxide-Silicon) are not described.

## P-CHANNEL METAL GATE PROCESS

Of all the basic MOS processes, P-channel Metal Gate is the oldest and the most completely developed. It has served as the foundation for the MOS/LSI industry and still finds

FIGURE 11-8. SUMMARY OF MOS PROCESS CHARACTERISTICS

use today in some devices. Several versions of this process have evolved since its earliest days. A crossection of a P-channel metal gate MOS transistor is shown in Figure 11-3. A thin slice ( 8 to 10 mils) of lightly doped N-type silicon wafer serves as the substrate or body of the MOS transistor. Two closely spaced, heavily doped P-type regions, the source and drain, are formed within the substrate be selective diffusion of an impurity that provides holes as majority electrical carriers. A thin deposited layer of aluminum metal, the gate, covers the area between the source and drain regions, but is electrically insulated from the substrate by a thin layer (1000-1500 $\AA$ ) of silicon dioxide. The P-channel transistor is turned on by a negative gate voltage and conducts current between the source and the drain by means of holes as the majority carriers.

The basic P-channel metal gate process can be subdivided in two general categories: high-threshold and lowthreshold. Various manufacturers use different techniques (particularly so with the low threshold process) to achieve similar results, but the difference between them always rests in the threshold voltage $\mathrm{V}_{\mathrm{T}}$ required to turn a transistor on. The high threshold $\mathrm{V}_{\mathrm{T}}$ is typically -3 to -5 volts and the low threshold $\mathrm{V}_{\mathrm{T}}$ is typically -1.5 to -2.5 volts.

The most common manner in which the difference in threshold voltages is achieved is by the use of substrates with different crystalline structures. The high $\mathrm{V}_{\mathrm{T}}$ process uses $\langle 111\rangle$ silicon, whereas the low $\mathrm{V}_{\mathrm{T}}$ process uses $\langle 100\rangle$ silicon. The difference in the silicon structure causes the inherent potential (work function) across the interface between the substrate and the silicon dioxide gate dielectric to change in such a manner than it lowers the threshold voltage $\mathrm{V}_{\mathrm{T}}$.

One of the main advantages of lowering $\mathrm{V}_{\mathrm{T}}$ is the ability to interface the device with TTL circuitry. However, the use of $\langle 100\rangle$ silicon carries with it a distinct disadvantage also. Just as the surface layer of the $\langle 100\rangle$ silicon can be inverted by a lower $\mathrm{V}_{\mathrm{T}}$, so it also can be inverted at other random locations - through the thick oxide layers - by large voltages that may appear in the metal interconnections between circuit components. This is undesirable because it creates parasitic transistors, which interfere with circuit operation. The maximum voltage that can be carried in the interconnections is called the parasitic field oxide threshold voltage $\mathrm{V}_{\mathrm{TF}}$, (see Figure 11-3) and generally limits the overall voltage at which a circuit can operate. This, then, is the main factor that limits the use of the low $\mathrm{V}_{\mathrm{T}}$ process. A drop in $\mathrm{V}_{\mathrm{TF}}$ between a high $\mathrm{V}_{\mathrm{T}}$ and low $\mathrm{V}_{\mathrm{T}}$ process may, for example, be from -28 V to -17 V .

The low $\mathrm{V}_{\mathrm{T}}$ process, because of its lower operating voltages, usually produces circuits with a lower operating speed than the high $\mathrm{V}_{\mathrm{T}}$ process, but is easier to interface with other circuits, consumes less power, and therefore is more suitable for clocked circuits. Both P-channel metal gate processes yield devices slower in speed than those made by other MOS
processes, and have a relatively poor speed/power product. Both processes require two power supplies in most circuit designs, but the high $\mathrm{V}_{\mathrm{T}}$ process, because it operates at a high threshold voltage, has excellent noise immunity.

## ION IMPLANTED P-CHANNEL METAL GATE PROCESS

The P-channel Ion Implanted process uses essentially the same geometrical structure and the same materials as the high $\mathrm{V}_{\mathrm{T}} \mathrm{P}$-channel process, but includes the ion implantation step. The purpose of ion implantation is to introduce P-type impurity ions into the substrate in the limited area under the gate electrode. By changing the characteristics of the substrate in the gate area, it is possible to lower the threshold voltage $V_{T}$ of the transistor, without influencing any other of its properties.

Figure 11-9 shows the ion implantation step in a diagrammatic manner. It is performed after the gate oxide is deposited, but before the source, gate, and drain metallization deposition. The wafer is exposed to an ion beam which penetrates through the thin gate oxide layer and implants ions into the silicon substrate. Other areas of the substrate are protected both by the thicker oxide layer and sometimes also by other masking means. Ion implantation can be used with any process and, therefore could, except for the custom of the industry, be considered a special technique, rather than a process in itself.

The implantation of P-type ions into the substrate, in effect, reduces the effective concentration of N-type ions in the channel area and thus lowers the $\mathrm{V}_{\mathbf{T}}$ required to turn the transistor on. At the same time, it does not alter the N-type ion concentration elsewhere in the substrate and therefore, does not reduce the parasitic field oxide threshold voltage $\mathrm{V}_{\mathrm{TF}}$ ( a

## FIGURE 11-9. DIAGRAM OF ION IMPLANTATION STEP



Note: Implantation step is performed after gate oxidation.
problem with the low $\mathrm{V}_{\mathrm{T}}$ P-channel Metal Gate process, described above). The 〈111〉 silicon usually is used in ionimplanted transistors.

In fact, if the channel area is exposed to the ion beam long enough, the substrate in the area can be turned into P type silicon (while the body of the substrate still remains N type) and the transistor becomes a depletion mode device. In any circuit some transistors can be made enhancement type, while others are depletion type, and the combination is a very useful circuit design tool.

The Ion-implanted P-channel Metal Gate process is very much in use today. Among all the processes, it represents a good optimization between cost and performance and thus is the logical choice for many common circuits, such as memory devices, data handling (communication) circuits, and others.

Because of its low $\mathrm{V}_{\mathrm{T}}$, it offers the designer a choice of using low power supply voltages to conserve power or increase supply voltages to get more driving power and thus increase speed. At low power levels it is more feasible to implement clock generating and gating circuits on the chip. In most circuit designs only a single power supply voltage is required.

## P-CHANNEL SILICON GATE PROCESS

The Silicon Gate process is significantly different from the metal gate processes, in that it uses a polysilicon gate electrode material, rather than aluminum. Although the process is more complex than metal gate, several advantages arise from the basic change in materials.

Figure 11-10 shows the crossection of a typical silicon gate P-channel transistor. The materials are the same as for metal gate, except the gate electrode is doped polycrystalline silicon (in this instance P-doped), which is deposited over the silicon oxide gate dielectric in an epitaxial reactor.

The first advantage of a polysilicon gate electrode is that it reduces the threshold voltage $\mathrm{V}_{\mathrm{T}}$, (by acting through the work function, described previously). Thus, the silicon gate gives the same advantage as either ion implantation or the change of substrate in the low $\mathrm{V}_{\mathrm{T}}$ process. A typical $\mathrm{V}_{\mathrm{T}}$ of a silicon gate P -channel transistor is -1 to -2 volts.

Another aspect of the silicon gate is the possibility of a buried layer of interconnect lines, in addition to the normal aluminum interconnections deposited on the surface of the chip. This gives the circuit designer more latitude in layout and often allows the reduction of the total chip size. Because the polysilicon gate electrode is deposited in a separate step, after the thick oxide layer is in place, the simultaneous deposition of additional polysilicon interconnect lines is only a matter of masking. These interconnect lines are buried by later steps, as shown in Figure 11-10.

## FIGURE 11-10. CROSSECTION OF A SILICON GATE MOS TRANSISTOR



One minor limitation associated with the buried interconnect lines is their location. Because the source and drain diffusions are done after the polysilicon is deposited [see (a) of Figure 11-10] the interconnect lines cannot be located over these diffusion regions.

A third advantage of a silicon gate is associated with the reduction of overlap between the gate and both the source and drain. This reduces the parasitic capacitance at each location and improves speed, as well as power consumption characteristics. Whereas in the metal gate process, the $\mathbf{P}$ region source and drain diffusion must be done prior to deposition of the gate electrode, in silicon gate process, the electrode is in place during diffusion, see (a) of Figure 11-10. Therefore, no planned overlap for manufacturing tolerance purposes need exist (as described under Capacitance, on page 11-9) and the gate is said to be self-aligned. The only overlap that occurs is due to the normal lateral extension of the source and drain regions during the diffusion process.

The silicon-gate process produces devices that are more compact than metal gate, and are slightly faster because of the reduced gate overlap capacitance. Because the basic silicon gate process is relatively simple, it is also economical. It is a versatile process that is used in memory devices and most any other circuit.

## N-CHANNEL PROCESS

Historically, N -channel process and its advantages were known well at the time when the first P -channel devices were successfully manufactured, however it was much more difficult to produce N -channel. One of the main reasons (described pre-
viously on page 11-5) was that the polarity of intrinsic charges in the materials combined in such a way that a transistor was on at 0 V and had a $\mathrm{V}_{\mathrm{T}}$ of only a few tenths of a volt (positive). Thus, the transistor operated as a marginal depletion mode device, without a well defined on/off biasing range. Attempts to raise $\mathrm{V}_{\mathrm{T}}$ by varying gate oxide thickness and back biasing the substrate, created other objectionable results and it was not until research into materials, along with ion implantation, silicon gates, and other improvements came about that N channel became practical for high density circuits.

The N -channel process gained its strength only after the P-channel process, ion implantation, and silicon gate all were already well developed. N-channel went into volume productions with advent of the 4 K dynamic RAM and the microprocessor, both of which required speed and high density. Because P-channel processes were nearing their limits in both of these respects, N -channel became the logical answer.

The N -channel process is structurally different from any of the processes described so far, in that the source, drain, and channel all are N-type silicon, whereas the body of the substrate is P-type. Conduction in the N -channel is by means of electrons, rather than holes.

The main advantage of the N -channel process is that the mobility of electrons is about three times greater than that of holes and, therefore, N-channel transistors are faster than P-channel. In addition, the increased mobility allows more current flow in a channel of any given size, and therefore N -channel transistors can be made smaller. The positive gate voltage allows an N -channel transistor to be completely compatible with TTL. Figure 11-2 shows the crossection of an N-channel transistor that uses both, a silicon gate and ion implantation.

Because N-channel is relatively new, however, its production techniques and variations in applications still are undergoing development. However, the combination of high speed, TTL compatibility, low power requirements, and compactness have already made N -channel the most widely used process. The cost of N -channel has been coming down also.

In addition to its use in large memory chips and microprocessors, N -channel has become a good general purpose process for circuits in which compactness and high speed are important. Most N -channel devices operate on a single +5 V power supply and their threshold voltages range between +0.8 and +1.7 . Higher voltages can be used to increase operating speed and a second supply voltage is required on devices that use substrate back bias.

## CMOS

The basic CMOS circuit is an inverter, which consists of two adjacent transistors - one an N -channel, the other a P-channel, as shown in Figure 2-11. The two are fabricated on the same substrate, which can be either N or P type.

The CMOS inverter in Figure 2-11 is fabricated on an N-type silicon substrate in which a P "tub" is diffused to form the body for the N-channel transistor. All other steps, including the use of silicon gates and ion implantation, are much the same as for other processes.

The main advantage of CMOS is its extremely low power consumption. When the common input to both gate electrodes is at a logic 1 (a positive voltage) the N -channel transistor is biased on, the P-channel is off, and the output is near ground potential. Conversely, when the input is at a logic 0 level, its negative voltage biases only the P-channel transistor on and the output is near the drain voltage $+\mathrm{V}_{\mathrm{DD}}$. In either case, only one of the two transistors is on at a time and thus, there is virtually no current flow and no power consumption. Only during the transition from one logic level to the other are both transistors on and current flow increases momentarily.

Silicon Gate CMOS is also fast, approaching speeds of bipolar TTL circuits. On the other hand, the use of two transistors in every device makes CMOS slightly more complex, costly, and requires more chip size. For these reasons, the original popularity of CMOS was in SSI logic elements and MSI circuits - logic gates, inverters, small shift registers, counters, etc. These CMOS devices constitute a logic family in the same way at TTL, ECL, and other bipolar circuits do and in the areas of very low power consumption, high noise immunity, and simplicity of operation, are still widely accepted by discrete logic circuit designers.

Low power CMOS circuits made the watch circuit possible and also have been used in space exploration, battery operated consumer products, and automotive control devices. As experience was gained with CMOS, tighter design rules and reduced device sizes have been implemented and now LSI circuits, such as 1 K RAM memories and microprocessors, are being manufactured in volume.

CMOS circuits can be operated on a single power supply voltage, which can be varied from +3 to about +18 volts, with a higher voltage giving more speed and higher noise immunity.

## ADVANCED PROCESSES

Because large scale integration holds so much promise in the competitive integrated circuits industry, a massive and continuously increasing amount of research and development effort has gone into LSI processes since early and mid 1960's. One of the most active stimulants of process research, and thereby also a good example of its achievements, is the semiconductor memory. In 1969 the MOS industry did its best to come up with a memory device 256 bits large. Soon the 1 K dynamic RAM followed and the continuous market demand for improved products has been so strong that the process technology has been pushed to the point where memories of 4,8 , and 16 thousand bit capacity are now commonplace.

## FIGURE 11-11. CROSSECTION AND SCHEMATIC DIAGRAM OF A CMOS INVERTER



Improvements in access speeds, reliability, and the cost-perbit all have advanced by a similar scale.

The latest MOS RAMs are static and match access speeds of bipolar memories (below 50 nanoseconds), while maintaining the low cost and high packing density characteristic of MOS. In size, the industry has firmly set its sights on the 65 K bit memory.

This incredible technology leap has come about because MOS process research has been able to come up with a continuous stream of innovations. At the time of publication of this document, several new MOS processes are coming into production, and several more are off in the future only by a product generation or two. In the first category is Double Poly (or Split Gate), VMOS, and D-MOS (which are all described separately below), but in the second category there is Silicon-on-Saphire (SOS), several mechanically small but technically significant variations on existing processes, and the CCD (Charge Coupled Device) technology application to high density memories.

## DOUBLE POLY

Double Poly (also referred to as Split Gate) is actually not a full MOS process in the usual sense, because it is currently used only in a particular transistor-capacitor configuration. Using a simplified N -channel transistor, the double poly process is used to construct the random access memory cell shown in Figure 11-12.

The source diffusion and gate structure is essentially as in a classical N -channel transistor, but in place of the drain there is a storage capacitor. When voltages are applied both to the source and to the gate (during write operation), charge flows from the source through the channel into the capacitor, and remains there after removal of gate voltage. To sense the charge (during read), the gate voltage is turned on and the charge flows thru the source diffusion onto the bit line, where it is detected by a sense amplifier. In this manner the transistorcapacitor functions as a single-transistor dynamic RAM cell.

## FIGURE 11-12. DOUBLE POLY SINGLE-TRANSISTOR

 RAM CELL

The main advantage of the double poly RAM cell is its compactness. The gate polysilicon layer is overlapped by the capacitor polysilicon and thus uses about half of the space of a typical N -channel 4 K one-transistor RAM cell (though more than a VMOS RAM cell). For this reason the double poly cell is used in most 16 K RAMs.

The basic double polysilicon layer concept, including the accompanying possibility of an added burried interconnect layer (same as was described for the P-channel Silicon Gate process above), can also be extended in the future into random logic design.

## vMOS

AMI's patented VMOS process is a significant departure from the other processes described so far. The VMOS transistor is constructed along the sides of a V -shaped groove, that has been etched into the silicon, as shown in the simplified diagram of Figure 11-13(a). (A distinction arises between the VMOS transistor and the planar transistor, whose source, gate, and drain are laid out in the usual manner, along the surface plane of the substrate.)

The source is a heavily N doped region, diffused into the substrate (heavy doping is denoted by + after the N ). An epitaxially grown layer over the source constitutes the channel. The lower part of this layer is more heavily P-doped and its depth determines the effective channel length. The upper part, designated $\pi$, is very lightly P -doped and is used as an isolating layer, to improve device performance characteristics (as described below). The drain is a heavily N -doped diffusion on the surface of the structure.

The gate oxide and gate electrode are deposited all along the bias surfaces of the V-groove, as shown in the crossection (b), and a field oxide layer extends over the drain. On the surface of a die, the VMOS transistor appears as in (c).

In producing a VMOS device, the source diffusion, epitaxial growth of the channel layer, drain diffusions and insulating oxide all are completed first and only then the V-groove is etched. The precise $V$ shape of the groove results because of the interaction of the etchant with the anisotropic crystal structure.

The VMOS process has several significant advantages:

- Because it uses the sides of the V-groove for device construction, the VMOS transistor requires a much smaller chip surface area than any planar transistor. For this reason, very high density circuits can be built with VMOS.
- Devices with very short channels and large W/X ratios can be built, making possible the design of very high speed circuits, that can carry large currents. In any planar process the channel length can be no smaller than the physical limits of photolithographic masks, whereas in VMOS the effective channel length is controlled only by diffusion and epitaxial thickness, and can be $2 \mu \mathrm{~m}$ or less. On the other hand, channel width is the perimeter distance around all four sides of the V-groove (at the channel elevation) and this clearly is an advantage in getting a high $\mathrm{W} / \ell$ ratio without using up a large surface area. (The perimeter distance is 2-3 times that of a corresponding chip surface area planar device.)
- The $\pi$ type epitaxial layer isolates the heavily doped $\mathrm{N}^{+}$ drain from the P channel and thus reduces substrate-to-drain capacitance and increases drain breakdown voltage. Other parasitic capacitances are also typically smaller than those of planar devices and so the overall power consumption at a given operating speed is smaller than that of other processes (with the exception of CMOS).

On the strength of its density and speed advantages, VMOS appears to be most promising for next generation memories - the 16 K and larger RAMs. However, various other device configurations, besides the floating source transistor shown in Figure 11-13, are possible and thus VMOS can become a good all-purpose process - usable on ROMs, EPROMs, microprocessors, and random logic. For example, in a ROM the $\mathrm{N}^{+}$source diffusion is eliminated and instead, the entire substrate is N type. In this manner all the cells have a common grounded source and a very simple straightforward structure results.

FIGURE 11-13. THE VMOS TRANSISTOR

a. The V-groove of a Floating Source VMOS Transistor

b. Crossection of a Completed Floating Source VMOS Transistor

c. Photograph of Two Parallel VMOS Transistors with Surface V-Groove Dimensions of $6 \mu m \times 23 \mu m$

## D-MOS

The D-MOS, or double-diffused processes, is similar to VMOS in that it sidesteps the photolighographic masking dimensional limitations and creates a short $\mathrm{P} / \pi$ channel MOS transistor by a diffusion step. Unlike VMOS, however, DMOS is a planar process and similar to N-channel in other respects.

To make the transistor shown in Figure 11-14, a Pdiffusion of the source area is followed by an N -diffusion, so that the result is an $\mathrm{N}^{+}$source located within a larger P tub. As can be seen in the figure, the lateral expansion difference between the two diffussions creates a P channel region. By controlling the duration of the two sequential diffusions, the $P$ channel length, and thereby the device characteristics, are determined. The resulting transistor is fast and can carry high currents.

FIGURE 11-14. THE D-MOS TRANSISTOR


## Comparative Data on Major MOS Processes




[^0]:    1076148

[^1]:    ${ }^{1}$ Devices with data retention guaranteed at $\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ are available.

[^2]:    *For applications where $\mathrm{V}_{\mathrm{GG}}$ is connected to $\mathrm{V}_{\mathrm{LL}}$, where low power dissipation is required on outputs and where a constant external resistance is preferred, the internal resistor can be programmed out and an external $680 \Omega$ resistor can be connected as shown.

[^3]:    *Note that in the WRITE mode the MIN value of $\mathrm{V}_{\text {PROG }}$ should not be exceeded and that chip select, address, and data lines may remain at TTL level, as in the READ mode

[^4]:    NOTE
    Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED. OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

[^5]:    *Except IRQ and NMI, which require $3 \mathrm{k} \Omega$ pullup load resistors for wire-OR capability at optimum operation.
    **Capacitances are periodically sampled rather than $100 \%$ tested.

[^6]:    *Note that in the WRITE mode the MIN value of $V_{\text {PROG }}$ should not be exceeded and that chip select, address, and data lines may remain at TTL level. as in the READ mode

[^7]:    *Maximum Input Transition Times are $\leqslant 0.1 \times$ Pulse Width or the specified maximum of $1.0 \mu \mathrm{~s}$, whichever is smaller.

[^8]:    277183

[^9]:    *If more than one display mode input is applied, the display priorities are in the order of Sleep (overrides all others), Alarm, Seconds, Time (No other mode selected).

[^10]:    ${ }^{*} I_{C O M}$ (pin 23 current) should not exceed $25 m A$ average

[^11]:    *Max. 0.125 with dot mark
    **Max. 0.015 with solder

[^12]:    Channel Current Equation (nonsaturated): $\mathrm{I}_{\mathrm{C}}=\mu \mathrm{C}_{\mathrm{ox}}(\mathrm{W} / \mathrm{\ell})\left[\left(\mathrm{V}_{\mathrm{G}}-\mathrm{V}_{\mathrm{T}}\right) \mathrm{V}_{\mathrm{D}}-1 / 2 \mathrm{~V}_{\mathrm{D}}{ }^{2}\right]$
    $\mu$ Mobility $\quad \mathrm{V}_{\mathrm{G}} \quad$ Gate voltage
    $\mathrm{C}_{o x}$ Capacitance of gate oxide $\quad \mathrm{V}_{\mathrm{T}} \quad$ Threshold voltage
    W/X Width-to-length of channel $\quad V_{D} \quad$ Drain voltage

