

AMD-640[™] System Controller

Data Sheet



Preliminary Information

AMD-640[™]

System Controller

Data Sheet



© 1997 Advanced Micro Devices, Inc. All rights reserved.

Advanced Micro Devices, Inc. ("AMD") reserves the right to make changes in its products without notice in order to improve design or performance characteristics.

The information in this publication is believed to be accurate at the time of publication, but AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication or the information contained herein, and reserves the right to make changes at any time, without notice. AMD disclaims responsibility for any consequences resulting from the use of the information included in this publication.

This publication neither states nor implies any representations or warranties of any kind, including but not limited to, any implied warranty of merchantability or fitness for a particular purpose. AMD products are not authorized for use as critical components in life support devices or systems without AMD's written approval. AMD assumes no liability whatsoever for claims associated with the sale or use (including the use of engineering samples) of AMD products except as provided in AMD's Terms and Conditions of Sale for such product.

Trademarks

AMD, the AMD logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc.

AMD-640, AMD-645, K86, AMD-K5, AMD-K6, and the AMD-K6 logo are trademarks of Advanced Micro Devices, Inc.

Microsoft and Windows are registered trademarks, and Windows NT is a trademark of Microsoft Corporation.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Contents

1	Features		1-1
		1.1	Processor Interface1-1
		1.2	Integrated Cache Controller1-1
		1.3	Integrated Memory Controller1-2
		1.4	PCI Bus Controller1-3
2	Overview		2-1
		2.1	System2-1
		2.2	AMD-640 System Controller [™] Buffers2-4
		2.3	Definitions, Conventions, and References2-5
			2.3.1 Data 2-6 2.3.2 Related Publications 2-7
3	Ordering	Inform	ation 3-1
4	Signal Des	criptio	ons 4-1
		4.1	Processor Interface Signals4-1
		4.2	PCI Interface Signals4-5
		4.3	DRAM Interface Signals4-8
		4.4	Cache Controller Interface Signals4-10
		4.5	Clocks and Reset4-12

AMD-640 System Controller Data Sheet

21090B/0-March 1997

5	Functional Oper	ration	5-1
	5.1	Processor Interface	. 5-1
		5.1.1 Write Posting	. 5-1
		5.1.2 Read Buffer	. 5-3
		5.1.3 Read-Around-Writes	. 5-5
	5.2	Cache Controller	. 5-5
		5.2.1 Cache Organization	. 5-5
		5.2.2 Cache Operation	. 5-7
		5.2.3 Write Buffers	5-11
		5.2.4 Cacheable Region	5-11
		5.2.5 Cache Parameters	5-12
		5.2.6 Cache Snooping	5-12
	5.3	DRAM Controller	5-13
		5.3.1 Mixing Memory	5-13
		5.3.2 Error Correction Code	5-16
		5.3.3 DRAM Refresh	5-17
		5.3.4 Shadow RAM	5-18
		5.3.5 EDO DRAM	5-19
		5.3.6 Synchronous DRAM	5-22
	5.4	PCI Bus Controller	5-29
		5.4.1 PCI-to-CPU (Read) Transactions	5-30
		5.4.2 CPU-to-PCI (Write) Transactions	5-32
		5.4.3 PCI Arbitration	5-35
		5.4.4 PCI Configuration	5-35
		5.4.5 PCI Transaction Examples	5-37
		5.4.6 PCI Accesses by Another initiator	5-50
		5.4.7 PCI Fast Back to Back cycles	5-51
		5.4.8 PCI Sideband Signals	5-51
		5.4.9 Power Management	5-52
6	Initialization		6-1
7	Configuration R	egisters	7-1
	7.1	PCI Configuration Mechanism	. 7-1

Register Overview7-3

7.2

AMD-640 System Controller Data Sheet

7.3	PCI C	Configuration Space Registers	7-5
	7.3.1	Vendor ID (Offset 01h-00h)	7-5
	7.3.2	Device ID (Offset 03h–02h)	7-5
	7.3.3	Command (Offset 05h–04h)	7-6
	7.3.4	Status (Offset 07h-06h)	7-7
	7.3.5	Revision ID (Offset 08h)	7-8
	7.3.6	Programming Interface (Offset 09h)	7-8
	7.3.7	Sub Class Code (Offset 0Ah)	7-9
	7.3.8	Base Class Code (Offset 0Bh)	7-9
	7.3.9	Cache Line Size (Offset 0Ch)	7-9
	7.3.10	Latency Timer (Offset 0Dh)	7-10
	7.3.11	Header Type (Offset 0En)	7 10
	7.3.12	Built-In Self Test (BIST) (Offset OFn)	/-10
7.4	Cache	e Control Registers7	-11
	7.4.1	Cache Control Register 1 (Offset 50h)	7-11
	7.4.2	Cache Control Register 2 (Offset 51h)	7-12
	7.4.3	Non-Cacheable Control Register (Offset 52h)	7-13
	7.4.4	System Performance Control Register (Offset 53h) 7	7-14
	7.4.5	Non-Cacheable Region #1 (Offset 55h–54h)	7-15
	7.4.6	Non-Cacheable Region #2 (Offset 57h–56h)	7-15
7.5	DRAM	M Control Registers7	'-1 6
	7.5.1	DRAM Configuration Register #1 (Offset 58h)	7-16
	7.5.2	DRAM Configuration Register #2 (Offset 59h)	7-17
	7.5.3	DRAM Bank 0 Ending Address (Offset 5Ah)	7-19
	7.5.4	DRAM Type (Offset 60h)	7-20
	7.5.5	Shadow RAM Control Register #1 (Offset 61h) 7	7-21
	7.5.6	Shadow RAM Control Register #2 (Offset 62h) 7	7-21
	7.5.7	Shadow RAM Control Register #3 (Offset 63h) 7	7-22
	7.5.8	DRAM Timing (Offset 64h) 7	7-23
	7.5.9	DRAM Control Register #1 (Offset 65h)	7-24
	7.5.10	DRAM Control Register #2 (Offset 66h)	7-25
	7.5.11	32-Bit DRAM Width Control Register (Offset 67h) 7	7-26
	7.5.12	DRAM Retresh Counter (Offset 6Ah)	7-27
	7.5.13	DRAM Refresh Control Register (Offset 6Bh)	/-27
	/.5.14	SDRAM Control Register (Utiset 6Ch)	7-28
	/.5.15	DRAM Drive Strength Control Register (Offset 6Dh) 7	7-29
	/.5.16	ECC Control Register (Offset 6Eh)	7-30
	7.5.17	LCC Status Register (Offset 6Fn)	/-31

8

9

Preliminary Information

AMD-640 System Controller Data Sheet

7.6	PCI Bus Control Registers			
·· · · · · · ·	 7.6.1 PCI Buffer Control Register (Offset 70h)	. 7-32 7-33 7-35 . 7-36 . 7-37 . 7-38 . 7-39		
Electrical Data		8-1		
8.1	Absolute Ratings	8-1		
8.2	Operating Ranges	8-2		
8.3	DC Characteristics	8-3		
8.4	Power Dissipation	8-4		
Switching Chara	acteristics	9-1		
9.1	CLK Switching Characteristics	9-2		
9.2	Valid Delay, Float, Setup, and Hold Timings	9-4		
9.3	Processor Interface Timing	9-5		
9.4	PCI Interface Timing	9-6		
9.5	DRAM Interface Timing	9-7		
9.6	L2 Cache Timing	9-8		

AMD-640 System Controller Data Sheet

10 IBIS Models 10-1 I/O Buffer Model10-2 10.2 10.4 I/O Buffer AC and DC Characteristics10-3 **11 Pin Designations** 11-1

12 Package	Specifications
------------	----------------

12-1

List of Figures

Figure 1-1.	AMD-640 Chipset System Block Diagram 1-4
Figure 2-1.	AMD-640 System Controller Block Diagram 2-3
Figure 2-2.	Memory-to-PCI Buffer 2-4
Figure 2-3.	PCI-to-Memory Buffer 2-4
Figure 5-1.	Posted Write Buffer Organization 5-2
Figure 5-2.	Read Buffers 5-4
Figure 5-3.	8-Bit Tag Cache Connections 5-6
Figure 5-4.	Cache State Transitions 5-10
Figure 5-5.	EDO DRAM Interface Example 5-14
Figure 5-6.	SDRAM Interface Example 5-15
Figure 5-7.	Refresh Timing 5-17
Figure 5-8.	Pipelined EDO Read (5-2-2-2, 3-2-2-2) 5-20
Figure 5-9.	EDO Posted Write (2-2-2-2) 5-21
Figure 5-10.	SDRAM Burst Read Cycle 5-23
Figure 5-11.	SDRAM Write Cycle
Figure 5-12.	Pipelined Burst Read Cycle 5-25
Figure 5-13.	Pipelined Burst Write Cycle 5-26
Figure 5-14.	CPU Read Miss 5-27
Figure 5-15.	Read Miss With Modified L2 Cache Line 5-28
Figure 5-16.	Basic PCI Read Operation 5-31
Figure 5-17.	PCI Burst Read Operation 5-31
Figure 5-18.	PCI Write
Figure 5-19.	PCI Burst Write 5-34
Figure 5-20.	Configuration Write 5-36
Figure 5-21.	Configuration Read 5-36
Figure 5-22.	Processor Read from PCI Target 5-37
Figure 5-23.	Processor Write to PCI Target 5-38
Figure 5-24.	PCI Bus Initiator Read: Cache Miss 5-40
Figure 5-25.	PCI Bus Initiator Read: Modified L1 Hit, L2 Miss 5-42
Figure 5-26.	PCI Bus Initiator Read: L1 Miss, Unmodified L2 Hit 5-43
Figure 5-27.	PCI Bus Initiator Read: Modified L1 Hit 5-44
Figure 5-28.	PCI Bus Initiator Write: Cache Miss 5-45
Figure 5-29.	PCI Bus Initiator Write: L1 Hit, L2 Miss 5-46
Figure 5-30.	PCI Bus Initiator Write: L1 Miss, Unmodified L2 Hit 5-47
Figure 5-31.	PCI Bus Initiator Write: Modified L1 Hit, L2 Hit 5-48
Figure 5-32.	PCI Bus Initiator Write: L1 Miss, Modified L2 Hit 5-49
Figure 9-1.	CLK Waveform
Figure 9-2.	Setup, Hold, and Valid Delay Timing Diagram
Figure 12-1.	328-Pin BGA Package Preliminary Specification 12-2

AMD-640 System Controller Data Sheet

List of Tables

	Table 5-1.	Common 8-Bit Tag Configurations 5-6
	Table 5-2.	Writeback Configurations for 7-Bit Tag with Modify Bit 5-7
	Table 5-3.	Cache Hit Action Taken 5-8
	Table 5-4.	Cache Miss Action Taken 5-9
	Table 5-5.	Cache States vs Bit Conditions 5-9
	Table 5-6.	SRAMs vs. Bus Speeds 5-12
	Table 7-1.	Configuration Port Register Summary
	Table 7-2.	Configuration Space Header Registers
	Table 7-3.	Configuration Space Cache Control Registers
	Table 7-4.	Configuration Space DRAM Control Registers
	Table 7-5.	Configuration Space PCI Control Registers 7-5
	Table 7-6.	Mapping Host Address Lines to Memory Address Lines 7-18
	Table 7-7.	Ending Address Register Settings 7-19
	Table 7-8.	CAS Pulse Width
	Table 8-1.	Absolute Ratings 8-1
1	Table 8-2.	Operating Ranges 8-2
1	Table 8-3.	DC Characteristics 8-3
	Table 8-4.	Typical and Maximum Power Dissipation 8-4
	Table 9-1.	HCLK Switching Characteristics for 66-MHz Bus Operation 9-2
	Table 9-2.	HCLK Switching Characteristics for 60-MHz Bus Operation 9-3
1	Table 9-3.	PCLK Switching Characteristics for 33-MHz PCI Bus 9-3
1	Table 9-4.	Processor Cycle Timing
1	Table 9-5.	PCI Interface Timing
1	Table 9-6.	DRAM Interface Timing
	Table 9-7.	L2 Cache Timing
1	Table 11-1.	Functional Grouping 11-2
4	Table 11-2.	AMD-640 System Controller Pin Diagram (Top View) 11-4
1	Table 12-1.	328-Pin BGA Package Preliminary Specification 12-1

J.

1 Features

The AMD-640[™] Chipset is a highly integrated system solution that delivers superior performance for the AMD-K5[™] processor, AMD-K6[™] MMX processor, and other Socket 7compatible processors. The AMD-640 Chipset consists of the AMD-640 System Controller in a 328-pin BGA package and the AMD-645[™] Peripheral Bus Controller in a 208-pin PQFP package. The AMD-640 System Controller features the 64-bit Socket 7 interface, integrated writeback cache controller, system memory controller, and PCI bus controller.

This document describes the features and operation of the AMD-640 System Controller. For a description of the AMD-645 Peripheral Bus Controller, see the AMD-645 Peripheral Bus Controller Data Sheet, order# 21095A. Key features of the AMD-640 System Controller are provided in this section.

1.1 Processor Interface

- Supports all 64-bit AMD-K5 processors and AMD-K6 MMX processors
- Operates at processor bus speeds up to 66 MHz
- Supports processors with internal (L1) writeback cache write allocate feature
- Supports processor bus NA pipeline protocol
- Low voltage 3.3-V processor interface
- System management interrupt, memory remap, and STPCLK

1.2 Integrated Cache Controller

- Direct-mapped writeback or writethrough secondary cache
- Global write enable to support pipelined burst synchronous SRAM (PBSRAM) cache access
- Flexible cache size 0, 256 Kbytes, 512 Kbytes, 1 Mbyte, and 2 Mbytes

- 32-byte line size compatible with L1 cache
- Integrated 10-bit tag comparator
- 3-1-1-1 read/write timing for PBSRAM access at 66 MHz
- 3-1-1-1-1-1 back-to-back read timing for PBSRAM access at 66 MHz
- Sustained three-cycle access to PBSRAM, DRAM write buffer, and PCI write buffer at 66 MHz
- Data streaming for simultaneous primary and secondary cache line fills
- Cacheable, write-protected system and video BIOS
- Programmable cacheable region and cache timing

1.3 Integrated Memory Controller

- Supports the following combination of DRAM types:
 - Fast page mode (FPM), extended data out (EDO), and synchronous DRAM (SDRAM)
 - 1-, 2-, 4-, and 16-Mbit by n-bit DRAMs in one to six banks up to a total of 768 Mbytes
 - 32-bit and 64-bit data widths
 - Flexible row and column addressing
- 3.3-V and 5-V operation with no external buffers
- Bank-by-bank error correcting code options
- **Two interleave options:**
 - Two-bank interleaving for 16-Mbit SDRAMs
 - Two- and four-bank interleaving for 64-Mbit SDRAMs
- Four cache lines (16 quadwords) of processor-to-DRAM posted write buffers with full read-around and combineand-store capability
- Concurrent DRAM writeback, read-around-write, and speculative DRAM read ahead
- Burst reads and writes
- Supports the following timings using 60 ns DRAM:
 - EDO DRAMs on a 50-MHz or 60-MHz bus:
 - 4-2-2-2 on-page, 7-2-2-2 start-page, and 9-2-2-2 page-miss

AMD-640 System Controller Data Sheet

• EDO DRAMs on a 66-MHz bus:

5-2-2-2 on-page, 8-2-2-2 start-page, 11-2-2-2 page-miss, and 5-2-2-3-2-2 back-to-back access

- SDRAMs on a 66-MHz bus: 5-1-1-1 on-page, 8-1-1-1 start-page, 10-1-1-1 page-miss, and 5-1-1-3-1-1-1 back-to-back access
- Supports BIOS shadowing on 16-Kbyte boundaries
- Decoupled and burst DRAM refresh with staggered RAS timing
- Provides the following refresh options:
 - Programmable refresh rate
 - CAS-before-RAS
 - Populated banks only

1.4 PCI Bus Controller

- Support for five PCI masters
- 32-bit 3.3-V and 5-V PCI interface
- Synchronous PCI bus operation up to 33 MHz
- PCI initiator snoop-ahead and snoop filtering
- PCI initiator peer concurrence
- Automatic processor-to-PCI burst cycle detection
- Five-doubleword processor-to-PCI post write buffer
- 48-doubleword PCI-to-DRAM post write buffer (16 + 32)
- 26-doubleword DRAM-to-PCI prefetch buffer (10 +16)
- Byte merging on processor-to-PCI posted writes to reduce the number of PCI write cycles
- Zero wait state PCI initiator and target burst transfers
- PCI-to-DRAM data streaming up to 132 Mbytes per second
- Full compliance with PCI Bus Specification, Revision 2.1
- Enhanced PCI command optimization (MRL, MRM, MWI)
- Transaction timer to enforce fair arbitration between PCI initiators



Figure 1-1. AMD-640 Chipset System Block Diagram

2 Overview

The AMD-640 System Controller optimizes the interaction between the processor, optional synchronous L2 cache, DRAM, and the PCI bus with pipelined burst and concurrent transactions. It provides 3-1-1-1-1-1 timing for both read and write transactions with pipelined burst synchronous SRAMs running at 66 MHz. The AMD-640 System Controller includes four cache lines (16 quadwords) of processor-to-DRAM or cache-to-DRAM write buffering with concurrent writeback capability to accelerate writeback and write miss cycles.

2.1 System

The local bus is a non-multiplexed bus based on AMD and Intel processors. The AMD-640 System Controller is capable of performing I/O, single memory, and block memory transactions. The AMD-640 System Controller memory controller can perform zero wait state memory reads and writes using an advanced data buffering design. However, in the event of a buffer miss, the memory controller inserts wait states using the BRDY wait procedure. The controller responds only to I/O cycles within its configuration register space and memory requests as defined in its configuration registers. All cycle timing on the local bus is derived from the CPU clock (CCLK). This same signal drives the AMD-640 System Controller host clock (HCLK) input, from which the controller derives all of its timing.

The AMD-640 System Controller incorporates a highperformance, flexible 64-bit DRAM controller that provides the DRAM interface for either an AMD-K5 or AMD-K6 processor. The memory controller can perform zero wait state reads or writes through the use of a prefetch read buffer or a deep write buffer, respectively. It can address up to six banks of DRAMs in various combinations of 1 Mbit, 2 Mbit, 4 Mbit, and 16 Mbit by 32 or 64 bits, up to a total of 768 Mbytes. The DRAM can be any combination of fast page mode (FPM) DRAM, extended data out (EDO) DRAM, and Synchronous DRAM (SDRAM). Synchronous DRAM allows zero wait state

21090B/0-March 1997

bursting between the DRAM and the controller's internal data buffers at 66 MHz. The DRAM controller can be configured to implement error correction code (ECC) data integrity checking. The BIOS must determine the type of memory installed and program the configuration registers accordingly.

The AMD-640 System Controller supports shadowing to accelerate video and system BIOS accesses. The shadow RAM can also be configured to be cacheable and write-protected. The unused portion of DRAM can be relocated to increase overall system size. In addition, the AMD-640 System Controller can be programmed to perform writes to flash EPROM, enabling field BIOS upgrades.

The AMD-640 System Controller is fully compatible with the PCI Local Bus Specification, Revision 2.1. It can operate at either 3.3 V or 5 V, and offers 64-bit to 32-bit data conversion. A fivedoubleword posted write buffer enables concurrent processor and PCI operation. Consecutive processor addresses are converted into burst PCI cycles with byte-merging capability for optimal processor-to-PCI throughput. A 48-doubleword PCI post write buffer and a 32-doubleword PCI prefetch buffer facilitate concurrent PCI, DRAM, and cache transactions. Enhanced PCI bus commands such as Memory-Read-Line, Memory-Read-Multiple, and Memory-Write-Invalid maximize data throughput. The AMD-640 System Controller employs a variety of techniques to minimize PCI initiator read latency and DRAM access, including snoop ahead, snoop filtering, forwarding L1 writebacks to the PCI initiator, and merging L1 writebacks into the PCI posted write buffers. These techniques minimize PCI initiator read latency and DRAM utilization. The combination of these features allows a PCI initiator to achieve the full 133-Mbyte burst transfer rate.

Figure 2-1 illustrates the full complement of features and functions built into the AMD-640 System Controller's system logic. The configuration of the AMD-640 System Controller can be programmed via I/O-mapped configuration registers. A PCIto-CPU read buffer can assemble up to eight bytes of data. A five-doubleword CPU-to-PCI write buffer allows the processor to post up to five writes without adding delay on the local bus for PCI to complete the cycles. A 26-doubleword DRAM-to-PCI read buffer enables the controller logic to prefetch data, eliminating stalls on PCI while waiting for data from DRAM. A

48-doubleword PCI-to-DRAM write buffer allows PCI initiators to post writes to memory without adding delay on either the PCI or processor bus. In addition, the AMD-640 System Controller contains a PCI arbiter.



Figure 2-1. AMD-640 System Controller Block Diagram

2.2 AMD-640 System Controller[™] Buffers

Figure 2-2 and Figure 2-3 show the basic construction of the buffers in the AMD-640 System Controller. Figure 2-2 shows a path from a 64-bit bus to a 32-bit bus (memory-to-PCI). Figure 2-3 shows a path from a 32-bit bus to a 64-bit bus (PCI-to-memory). The control logic assembles 32-bit words into 64-bit words or disassembles 64-bit words into 32-bit words.



Figure 2-2. Memory-to-PCI Buffer



Figure 2-3. PCI-to-Memory Buffer

AMD-640 System Controller Data Sheet

2.3 Definitions, Conventions, and References

- Active-Low Signals—Signal names that have an overbar, such as ADS, indicate active-Low signals. They are asserted in their low-voltage state and negated in their high-voltage state.
- Reserved Bits and Signals—Signals or bus bits marked reserved must be driven inactive or left unconnected, as indicated in the signal descriptions. These bits and signals are reserved by AMD for future implementations. When software reads registers with reserved bits, the reserved bits must be masked. When software writes such registers, it must first read the register and change only the nonreserved bits before writing back to the register.
- Three-State—In timing diagrams, signal ranges that are high impedance are shown as a straight horizontal line half-way between the High and Low levels.
- Invalid and Don't Care—In timing diagrams, signal ranges that are invalid or don't care are filled with a screen pattern.

2.3.1 Data

- Quantities—A word is two bytes (16 bits), a dword or doubleword is four bytes (32 bits), and a qword or quadword is eight bytes (64 bits).
- Addressing—Memory is addressed as a series of bytes on eight-byte (64-bit) boundaries, in which each byte can be separately enabled.
- Abbreviations—The following notation is used for bits and bytes:
 - kilo k.....as in 4 kbytes/page
 - Mega M.....as in 4 Mbits/sec
 - Giga G.....as in 4 Gbytes of memory space
- Little-Endian Convention—The byte with the address xx...xx00 is in the least-significant byte position (little end). In byte diagrams, bit positions are numbered from right to left: the little end is on the right and the big end is on the left. Data structure diagrams in memory show small addresses at the bottom and high addresses at the top. When data items are aligned, bit notation on a 64-bit data bus maps directly to bit notation in 64-bit-wide memory. Because byte addresses increase from right to left, strings appear in reverse order when illustrated.
- Bit Ranges—In a range of bits, the highest and lowest bit numbers are separated by a dash, as in 63–00.
- Bit Values—Bits can either be set to 1 or cleared to 0.
- Hexadecimal and Binary Numbers—Unless the context makes interpretation clear, hexadecimal numbers are followed by an h, binary numbers are followed by a b, and decimal numbers are followed by a d.

2.3.2 Related Publications

	The following books discuss various aspects of computer architecture that may be useful for your understanding of AMD products:
AMD Publications	AMD-K5 Processor Data Sheet, order# 18522
	AMD-K5 Processor Technical Reference Manual, order# 18524
	AMD-K6 Processor Data Sheet, order# 20695
	AMD-645 Peripheral Bus Controller Data Sheet, order# 21095
Bus Architecture	PCI Local Bus Specification, Revision 2.1, PCI Special Interest Group, Hillsboro, Oregon, 1993.
	AT Bus Design, Edward Solari, IEEE P996 Compatible, Annabooks, San Diego, CA, 1990.
x86 Architecture	<i>Programming the 80386</i> , John Crawford and Patrick Gelsinger, Sybex, San Francisco, 1987.
	80x86 Architecture & Programming, Rakesh Agarwal, Volumes I and II, Prentice-Hall, Englewood Cliffs, NJ, 1991.
General References	<i>Computer Architecture</i> , John L. Hennessy and David A. Patterson, Morgan Kaufman Publishers, San Mateo, CA, 1990.

3 Ordering Information

AMD standard products are available in several packages and operating ranges. The order number (valid combination) is formed by a combination of the elements below. Contact your AMD representative for detailed ordering information.



OPN AMD-640AC		Package Type	Operating Voltage	Case Temperature 70°C	
		328-pin PBGA	4.75 V-5.25 V		
Notes: 1. Valid Combina Consult the loce check on newly		tions lists configurations Il AMD sales office to cor released combinations.	planned to be supported in firm availability of specific v	י volume for this device. alid combinations and to	

AMD-640 System Controller Data Sheet

4 Signal Descriptions

4.1 **Processor Interface Signals**

ADS Address Strobe Input ADS indicates to the AMD-640 System Controller that a new bus cycle is starting. When ADS is asserted, the AMD-640 System Controller latches the address bus and all cycle definition signals corresponding to this bus cycle on the rising edge of HCLK. AHOLD Address Hold Output The AMD-640 System Controller asserts AHOLD off the rising edge of HCLK while a PCI initiator accesses main memory to perform an inquire cycle. The host processor responds by floating HA31-HA3 to allow the AMD-640 System Controller to drive the address bus. See the timing diagrams in Section 6 for example cycles. BE7-BEO Byte Enables Inputs The AMD-640 System Controller samples **BE7-BE0** to determine the valid data bytes during a write cycle and the requested data bytes during a read cycle. The eight byte enable signals correspond to the eight bytes of the data bus as follows: BE7: D63-D56 BE3: D31-D24 BE2: D23-D16 BE6: D55-D48 **BE5**: D47–D40 **BET**: D15-D8 -**BE0**: D7-D0 **BE4**: D39–D32 BOFF Backoff Output The AMD-640 System Controller asserts BOFF to acquire the host bus during PCI-to-DRAM cycles in order to perform snoop cycles and access the L1 and L2 caches in the event of a cache hit. The processor unconditionally aborts any cycles in

Preliminary Information

AMD-640 System Controller Data Sheet

progress and transitions to a bus hold state by floating the following signals:

•	A31-A3	٠	CACHE	٠	LOCK
•	ADS	٠	D63–D0	٠	M/ IO
•	BE7-BE0	٠	D/C	•	W/R

These signals remain floated until **BOFF** is negated.

BRDY	Burst Ready	Output		
	The AMD-640 System Contr processor off the rising HC asserting BRDY indicates the with valid data. During a write bus has been latched.	roller asserts BRDY to the host CLK edge. During a read cycle, hat the data bus is being driven te cycle, it indicates that the data		
CACHE	Cacheable Access	Input		
	The host processor asserts CACHE during a cacheable reacycle to indicate that it will perform a burst line fill. It assert CACHE during a cacheable write cycle to indicate that it will perform a burst writeback cycle. When the AMD-640 System Controller samples CACHE Low, it stores processor read owrite data in the L2 cache.			
D/C	Data/Control	Input		
	When the AMD-640 System generates a command on the the command phase of proces	Controller samples D/C low, it C/BE3–C/BE0 PCI bus signals in ssor-to-PCI bus cycles.		
EADS	External Address Strobe	Output		
•	The AMD-640 System Contro HCLK edge to snoop each c PCI-to-DRAM cycles. EADS s L1 cache. On L1 cache hi unmodified data during writ data during PCI initiator read	oller asserts EADS off the rising ache line transferred during all trobes the snoop address into the its, the processor invalidates es, and sources (drives) modified ds and writes.		
HA31-HA3	Host Address Bus	Input/Output		
	The AMD-640 System Contro the processor on HA31-HA3	oller samples addresses driven by during memory and I/O cycles and		

	Preliminary Infor	mation AMD		
21090B/0—March 1997		AMD-640 System Controller Data Sheet		
	forwards them to the P address range.	CI bus or DRAM, depending on the		
	During PCI-to-DRAM cy drives the address bus to L2 cache.	cles, the AMD-640 System Controller o snoop the processor's cache and the		
HD63-HD0	Host Data Bus	Bidirectional		
	HD63–HD0 connects to Each of the eight byte qualified by a correspond	the host processor's 64-bit data bus. s of data that comprise this bus is ding byte enable signal (BE7–BE0).		
нітм	Inquire Cycle Hit To Modified	Líne Input		
	The AMD-640 System Co an L1 cache snoop has fo indicates that a cache lin HITM is deasserted after	ntroller samples HITM to determine if bund a modified line. A Low on HITM he write by the processor is imminent. the line is written.		
HLOCK	Host Bus Lock	Input		
	The host processor asser exclusive access to the cycles. When the AMD-6 Low, it withholds bus gr has already been issued not assert BOFF for LT suspend a PCI-DRAM tra	ts HLOCK to indicate that it requires local bus during a sequence of bus 40 System Controller samples HLOCK ants to other PCI initiators. If a grant to a PCI initiator, the AMD 640 will snoops. These actions effectively unsfer until HLOCK is deasserted.		
KEN/INV	Cache Enable/Invalidate	Output		
	During host processor read cycles, KEN/INV functions as a cache enable signal (KEN), indicating a cacheable addr when Low and a non-cacheable address when High. KEN/I is driven off the rising HCLK edge.			
	During inquire cycles, I signal (INV), which dete line that is found in the h the invalid or shared stat	KEN/INV functions as the invalidate ermines whether an addressed cache lost processor's L1 cache transitions to re.		
M/IO	Memory or I/O	Input		
	The AMD-640 System C cycle to determine when	ontroller samples M/IO during a bus ther the host processor is addressing		

NA

SMIACT

W/R

AMD-640 System Controller Data Sheet

21090B/0-March 1997

memory or I/O space. When M/IO is High, the AMD-640 System Controller enables accesses to DRAM and the L2 cache. When the access is not targeted to the cache or the DRAM, the AMD-640 System Controller uses M/IO to generate the PCI commands on C/BE3-C/BE0 during the command phase of CPU-to-PCI cycles.

Next Address Output

The AMD-640 System Controller asserts NA off the rising HCLK edge to indicate to the host processor that it is ready to accept a pipelined address.

System Management Interrupt Acknowledge Input

When SMIACT from the host processor is sampled asserted, it indicates to the AMD-640 System Controller that the processor has entered system management mode (SMM). If configuration register 63h bit, 1 is set, asserted SMIACT redirects memory accesses from 30000h–3FFFFh to B0000h–BFFFFh. Accesses to this memory area are passed through to the PCI bus when SMIACT is High, as this is normally the Video Buffer area.

Write/Read Input

The AMD-640 System Controller samples W/R to determine whether the current processor cycle is a write or a read.

AMD-640 System Controller Data Sheet

4.2 PCI Interface Signals

AD31-AD0	PCI Address/Data Bus	Bidirectional
	AD31-AD0 contain the PCI address during the first clock cycle in which FRAME is asserted, and contain data during subsequent clock cycles. As an initiator, the AMD-640 System Controller drives these lines with the address of the target. As a target, the AMD-640 System Controller decodes these lines to determine what area of memory to read or write.	
C/BE3 -C/BE0	PCI Command/Byte Enables	Bidirectional
	C/BE3–C/BE0 contain the PCI command during the first cloc cycle that FRAME is asserted. These lines serve as byte enabl signals for subsequent cycles.	
DEVSEL	PCI Device Select	Bidirectional
	The AMD-640 System Controller samples DEVSEL when it is the initiator in a PCI cycle to determine if the target device has responded. The AMD-640 System Controller asserts DEVSEI when it is the targeted device in a PCI cycle.	
FRAME	PCI Cycle Frame	Bidirectional
	The AMD-640 System Con beginning of a PCI cycle wh Low until the beginning of th	troller asserts FRAME at the en it is the initiator, and holds it e last data transfer in the cycle.
	If the AMD-640 System Controller is the targeted PCI device, samples and latches the C/BE3–C/BE0 and AD31–AD3 signa and asserts DEVSEL at the first PCLK edge on which samples FRAME asserted.	
GNT3-GNT0	PCI Bus Grant	Outputs
	As the PCI bus arbiter, the AMD-640 System Controller as one of these device-specific bus grant signals off the r clock edge to indicate to an initiator that it has been gra control of the PCI bus.	

AMD-640 System Controller Data Sheet

IRDY	Initiator Ready	Bidirectional
	IRDY indicates that a PCI initiator is ready to complete the current data phase of the transaction. During a read cycle, asserted IRDY indicates the master is ready to accept the data. During a write cycle, asserted IRDY indicates that write data is valid on AD31-AD0. Data is transferred on the PCI bus on each PCLK in which both IRDY and TRDY are asserted. Wait states are inserted on the bus until both TRDY and TRDY are asserted together.	
	IRDY is an output when the A PCI initiator. The AMD-640 Low one PCLK after it assert one cycle before the end of al	AMD-640 System Controller is the System Controller drives IRDY ts FRAME and holds it Low until ll transactions.
	IRDY is an input when the AMD-640 System Controller is a PCI target. The AMD-640 System Controller does not terminate a read or write cycle until it samples both IRDY and TRDY Low.	
LOCK	PCI Bus Lock	Bidirectional
	As a PCI initiator, the AMD-640 System Controller asserts LOCK to prevent other devices from accessing the target device during atomic CPU-to-PCI transactions.	
PAR	PCI Bus Parity	Bidirectional
	The AMD-640 System Controller drives PAR as a PCI initiator one clock after the address phase and each data write phase to generate even parity across AD31–AD3 and C/BE3–C/BE0. It drives PAR as a PCI target one clock after each data read phase.	
PGNT	PCI Grant to AMD-645 Peripheral B	aus Controller Output
	PGNT is asserted off the risin the PCI bus to the PCI-ISA/II in the AMD-645 Peripheral B	g clock edge and grants control of DE bridge functions implemented us Controller.
PREQ	PCI Request from AMD-645 Periphe	eral Bus Controller Input
	The AMD-640 System Contro if the AMD-645 Peripheral access.	oller samples <u>PREQ</u> to determine Bus Controller needs PCI bus

AMD-640 System Controller Data Sheet

REQ3-REQ0	PCI Bus Request	Inputs	
	As the PCI bus arbiter, the AMD-640 System Controller samples these device-specific bus request signals to determine if another agent requires control of the PCI bus.		
SERR	System Error	Output	
	A PCI agent (the AMD-640 System Controller or other device) asserts SERR off the rising clock edge one clock after it detects a system error. SERR is an input to the AMD-645 Peripheral Bus Controller, which can be programmed to generate an NMI.		
STOP	PCI Bus Stop	Input	
	As a PCI initiator, the AMD-640 System Control STOP to determine if the target device requires i retry a transaction.		
TRDY	Target Ready	Bidirectional	
	As a PCI initiator, the AMD-640 System Controller samples TRDY to determine when the target agent is able to complete the data phase of a transaction.		
	As a PCI target, the AMD-640 System Controller asserts TRDY to indicate that it has latched the data on AD31–AD0 during a write phase or driven data on AD31–AD0 during a read phase.		

21090B/0-March 1997

4.3 DRAM Interface Signals

CAS7-CAS0/ DQM7-DQM0	0/ Column Address Strobe/ Outputs M0 Data Mask			
	CAS7–CAS0 generat EDO DRAM during cycles. CAS7 connec bank, and CAS0 con width and delay of th	 CAS7-CAS0 generate column address strobes for FPM and EDO DRAM during processor-to-DRAM and PCI-to-DRAM cycles. CAS7 connects to the most-significant byte of each bank, and CAS0 connects to the least-significant byte. The width and delay of these signals are adjustable. For SDRAM, these lines function as data masks DQM7-DQM0 for each byte during SDRAM write cycles. 		
	For SDRAM, these lin for each byte during S			
MA13-MA0	Memory Address	Outputs	i -	
	The multiplexed row connect to the syste DRAM from 256 Kbit	The multiplexed row and column address bits MA13–MA0 connect to the system DRAMs. They can address any size DRAM from 256 Kbits to 16 Mbits by n bits.		
MD63-MD0	Memory Data	Bidirectional		
	MD63–MD0 connect t the DRAM when rea System Controller du	MD63–MD0 connect to the DRAM data bus. They are driven by the DRAM when reading. They are driven by the AMD-640 System Controller during writes.		
MPD7-MPD0	Memory ECC	Bidirectional		
	MPD7-MPD0 carry error correction codes for the eight of data on MD63-MD0. They are inputs to the AMD-640 S Controller during DRAM read cycles and outputs of DRAM write cycles.		es m 1g	
RAS5-RAS0/ CS5-CS0	Row Address Strobe 5–0/ Chip Selects 5–0	Outputs		
	RAS5-RAS0 genera banks, either during or in sequence during	te row address strobes for the DRA CPU-to-DRAM or PCI-to-DRAM access g DRAM refresh cycles.	M es	
	CS5–CS0 function as chip select lines for SDRAMs if configuration register 60h select SDRAM.		in	

SCASA, SCASB, SCASC	Synchronous DRAM Column Address Strobe	Outputs	
	SCASA, SCASB, and for synchronous DRA greater loads than a si	SCASA, SCASB, and SCASC are column address strobe pins for synchronous DRAM. They operate in parallel to drive greater loads than a single pin can support.	
SRASA, SRASB, SRASC	Synchronous DRAM Row Address Strobe	Outputs	
	SRASA, SRASB, and SRASC are row address strobe pins for synchronous DRAM. They operate in parallel to drive greater loads than a single pin can support.		
SWEA SWEB SWEC/MWE	Synchronous DRAM Memory Write Enable	Outputs	
	SWEA, SWEB, and SWEC are write enable pins for synchronous DRAM. They operate in parallel to drive greater loads than a single pin can support.		
	The SWEC pin function FPM or EDO DRAM.	ons as $\overline{\text{MWE}}$ (memory write enable) for	
AMD-640 System Controller Data Sheet

21090B/0-March 1997

4.4 Cache Controller Interface Signals

BWE	Byte Write Enable	Output
	BWE connects to the BWE SRAMs. When the AMD-64 controller asserts BWE off th writes, data on the processor bytes of the cache SRAM wh are asserted.	input on each of the L2 cache 40 System Controller L2 cache he rising clock edge during cache bus (D63-D0) is written to those hose byte-enable lines (BE7-BE0)
CADS	Cache Address Strobe	Output
	The AMD-640 System Control It enables CADS to be asse processor bus by asserting I rising clock edge during PC cache.	oller normally drives CADS High. erted when it acquires the host BOFF, and asserts CADS off the I-to-DRAM cycles that hit the L2
CADV	Cache Advance	Output
	CADV connects to the ADV in AMD-640 System Controller edge during L2 cache line rea line fills and line writebay internal counters to advance line.	nputs of the L2 cache SRAMs. The asserts CADV off the rising clock ad and write hits as well as during cks, incrementing the SRAM's to the next quadword in the cache
CEI	Chip Enable 1	Output
	The CE1 chip select signal er and writes. It is asserted off t	ables the L2 cache for both reads he rising clock edge.
COE	Cache SRAM Output Enable	Output
	The AMD-640 System Contr clock edge of a cache read h Low for the duration of th output. It also asserts COE d CPU-to-PCI memory reads misses without writeback.	coller asserts COE off the rising it or writeback cycle and holds it e cycle to enable cache SRAM uring the first two clock cycles of , non-cacheable reads, or read

AMD-640 System Controller Data Sheet

GWE	Global Write Enable	Output	
	$\overline{\text{GWE}}$ connects to the global write inputs of the cache SRAMs. The AMD-640 System Controller asserts $\overline{\text{GWE}}$ off the rising clock edge during L2 cache line fills to enable the SRAMs to receive each quadword of the line being returned by the DRAM controller.		
TA9-TA0	Tag Address	Bidirectional	
	TA9–TA0 are used to read an and from external tag RAM. L2 cache line fills and as inpu	d write the cache page number to They function as outputs during uts at all other times.	
TAGWE	TAG Write Enable	Output	
	The AMD-640 System Controller asserts TAGWE on the rising edge of HCLK to enable the L2 cache tag SRAMs to receive the next tag address.		

21090B/0-March 1997

4.5 Clocks and Reset

HCLK	Host Clock	Input
	HCLK receives a buffered h AMD-640 System Controller h the primary reference for al memory buses as well as mos	nost clock. It is used by all of the logic in the host clock domain. It is l bus cycles on the processor and at of the internal logic.
PCLK	PCI Clock	Input
	PCLK receives a buffered ho by all of the AMD-640 System domain.	ost clock divided by two. It is used n Controller logic in the PCI clock
RESET	Reset	Input
	Asserting RESET resets the sets all register bits to the driven by the PCIRST signal Controller.	AMD-640 System Controller and ir default values. This signal is from the AMD-645 Peripheral Bus

5 Functional Operation

5.1 **Processor Interface**

The AMD-640 System Controller responds to CPU-generated bus signals and activates the PCI, DRAM, and cache state machines according to the command type and address range. On memory cycles it drives the processor address onto the memory bus from its integrated DRAM controller. For PCI target cycles it drives the PCI bus from its integrated PCI buffers and control logic.

The AMD-640 System Controller maintains coherency of the processor primary (L1) cache with the rest of the system using the KEN, EADS, and HITM pins. It monitors the CACHE signal from the processor to determine burst cycles and returns KEN asserted when data is cacheable. KEN is normally active during a memory read cycle unless the processor address lies outside the cacheable region. In this case, the AMD-640 System Controller deasserts KEN before the completion of the first burst transfer so that the data is not written to the L1 cache. The AMD-640 System Controller does not write data to the secondary (L2) cache when CACHE is inactive unless it is programmed to do so by setting bit 2 of register 52h. It asserts the EADS signal during DMA and PCI initiator cycles to snoop the L1 cache. The processor responds to a cache hit by asserting the HITM line. This action notifies the AMD-640 System Controller that a modified cache line must be written back to the system before the intended memory access can be performed. A snoop filtering mechanism in the AMD-640 System Controller minimizes snoop overhead by ensuring that consecutive accesses to the same cache line are snooped only once.

5.1.1 Write Posting

The AMD-640 System Controller contains four write buffers to enhance memory write performance. Each buffer can hold one entire cache line, also referred to as a data block, which is 32

21090B/0-March 1997

bytes (four quadwords). The write buffers are always enabled. The memory controller supports both single and block writes. Block writes are more common in a typical system than single writes because most processors use writeback caches, which transfer data in blocks. When a writeback cache is employed, the AMD-640 System Controller sees a block transaction every time the processor clears a cache line. The controller's posted write buffers can handle four back-to-back block transactions without wait states. Figure 5-1 shows how the posted write buffers are organized.





The write buffers are organized as pseudo FIFO (First-In-First-Out) buffers, i.e. writes from the buffers to memory are performed in the order they are received from the processor. Four consecutive write transactions, whether single or block, will fill all four 32-byte buffers. Write buffers continue to accept data until either the buffers are full or all data from the processor has been received, at which point the controller begins writing data to the DRAM. As each pending write to main memory is performed, freeing the corresponding buffer,

the memory controller will assert **BRDY** to accept another block from the processor if one is pending.

Each write buffer has its own address tag bits, which are compared to the address on the processor address bus. In a write cycle, the comparators determine the next buffer (if any) available to accept processor data. In a read cycle, the comparators are used to snoop the write buffers to maintain data coherency. If a read address matches one of the write buffer address tags (buffer hit), the read cycle is stalled by deasserting BRDY until the write to memory is retired. If no match occurs, a read around write can be performed (page 5-5).

5.1.2 Read Buffer

The AMD-640 System Controller contains five 8-byte read buffers, each of which can hold an entire 64-bit word of data. The buffers are designed to increase memory read performance by prefetching data from the main memory and supplying the data to the processor with zero wait states.

The read buffers are organized in a manner similar to a fiveway set-associative cache, with the set-associativity dictated by an address affinity. Each of the read buffers has it's own address tag bits. On every read cycle, the address being requested is compared to the addresses of the read buffer lines. Figure 5-2 shows how the read buffers are organized.

If one of the buffers contains a requested quadword address, the data is presented to the processor with zero wait states and the next quadword is then prefetched into the same buffer. If no buffer contains the quadword, the controller reads it and the next quadword from memory into the read buffer. For a block read cycle, the next line (four quadwords) of data is prefetched into the read buffer.

21090B/0-March 1997



Figure 5-2. Read Buffers

Memory reads that fill the processor's caches are by far the most common types of reads. These reads occur as a burst read of four quadwords (32 bytes). When a burst read hits in the controller's read buffer, the transactions are identical to the single qword read described above except that the BRDY signal is extended for three more clocks and, following the first qword transfer, three more qwords of data are output onto the data bus at the rate of one quadword per clock. Thereafter, subsequent blocks that access sequential locations are all prefetch-queue hits because the memory controller fills the read queue as an integral part of the read cycle.

The read buffers snoop write transactions to maintain data coherency. If a write transaction occurs to an address whose data is contained in one of the read buffers, that read buffer is invalidated.

AMD-640 System Controller Data Sheet

5.1.3 Read-Around-Writes

This feature minimizes processor stalling by interrupting a write in progress to service a processor read, effectively giving read priority over write. The DRAM controller finishes writing the current word, reads the desired data into the CPU read buffer, then continues the write from the post write buffer. In the special case of a read to an address contained in the post write buffer, the read will not proceed until the write has completed. Read-around-write is enabled by bit 7 of offset 53h.

5.2 Cache Controller

The AMD-640 System Controller supports direct-mapped cache systems with data sizes ranging from 128 Kbytes to 2 Mbytes. It can accommodate both synchronous and asynchronous data SRAMs to provide flexibility for system trade-offs between cost and performance. Either writeback or writethrough cache schemes are available, and writeback can be implemented with or without a modify bit. If no modify bit is used in a writeback scheme, all lines are treated as modified. This scheme offers a larger cacheable region (compare Table 5-1 and Table 5-2) but does not perform as well as one with a modify bit.

5.2.1 Cache Organization

The configuration of tag lines TA9-TA0 determines the L2 cache size and address range. Most L2 cache schemes employ 8-bit tags, in which case only the lower eight tag lines are used. The size of the cache determines the particular address lines to which TA7-TA0 correspond. Table 5-1 shows some typical 8-bit tag configurations.

21090B/0—March 1997

Cache Size	TA7-TA0	Tag Size	Tag RAM Address	Cacheable Region
256 Kbytes	A25-A18	32Kx8	A17-A5	64 Mbytes minus cache size
512 Kbytes	A26-A19	32Kx8x2	A18-A5	128 Mbytes minus cache size
1 Mbyte	A27-A20	128kx8	A19-A5	256 Mbytes minus cache size
2 Mbytes	A28-A21	128Kx8x2	A20-A5	512 Mbytes minus cache size

 Table 5-1.
 Common 8-Bit Tag Configurations

Figure 5-3 shows how the AMD-640 System Controller connects to a typical 8-bit tag cache.



The AMD-640 System Controller can support a 9-bit or 10-bit tag RAM by enabling TA9 and TA8 in configuration register 50h. Refer to section 7.4.1 on page 7-11. TA8 extends the cacheable region to one gigabyte. TA9 extends it to two gigabytes. Alternatively, TA7 can be programmed to function as a modify bit, as shown in Table 5-2.

		•		o ,
Cache Size	TA6-TA0	Tag Size	Tag RAM Address	Cacheable Region
256 Kbytes	A24-A18	8Kx8	A17-A5	32 Mbytes minus cache size
512 Kbytes	A25-A19	16Kx8	A18–A5	64 Mbytes minus cache size
1 Mbyte	A26-A20	32Kx8	A19–A5	128 Mbytes minus cache size
2 Mbytes	A27-A21	32Kx8x2	A20-A5	256 Mbytes minus cache size

 Table 5-2.
 Writeback Configurations for 7-Bit Tag with Modify Bit

5.2.2 Cache Operation

The AMD-640 System Controller contains an integrated 10-bit cache tag comparator which is active during every cache access cycle from either the processor or a PCI initiator. It compares the command address with the tag SRAM to determine if the cycle is a cache hit or cache miss.

Cache Hits The action taken on a cache read hit is the same for all cache schemes, but varies for different schemes on a cache write hit. In the writethrough scheme the AMD-640 System Controller writes data to DRAM immediately when a cache line is modified. In the writeback scheme employing a modify bit, the AMD-640 System Controller merely sets the modify bit of the altered cache line when a line is modified.

On a PCI cycle, the AMD-640 System Controller snoops the processor's L1 cache. If it contains the desired PCI data and it has been modified, the cache line must be written back. However, the writeback forwarding feature allows the PCI initiator to read the cache data before the writeback takes place. Processor writeback cycles are handled as normal processor write cycles.

Table 5-3 shows the actions taken by the AMD-640 System Controller on a cache hit cycle.

Cycle Type		Action Taken
Processor read	1.	Data (all four bytes) are read from cache.
	2.	Cache data, tag, and modify bits are unchanged.
Processor write	1.	Data with active byte enables are written to the cache.
	2.	The tag is unchanged.
	3.	The modify bit is set (writeback/modify bit scheme only).
	4.	The data is also written to DRAM (writethrough scheme only).
PCI read	1.	The processor is snooped to write back modified internal cache line.
	2.	Data (all four bytes) are read from cache.
	3.	Cache data, tag, and modify bits are unchanged.
PCI write	1.	The processor is snooped to write the back modified internal cache line.
	2.	Data with active byte enables are written to the cache.
	3.	The tag is unchanged.
	4.	The modify bit is set (writeback/modify bit scheme only).
	5.	The data is also written to DRAM (writethrough scheme only).

Table 5-3. Cache Hit Action Taken

Cache Misses

Table 5-4 shows the action taken on a cache miss cycle. The action taken during a cache write miss cycle is identical for most cache schemes, but varies for different schemes on a read miss cycle. A cache line is allocated on a read miss only, not on a write miss.

With a writethrough cache, no writeback action is required because DRAM-cache coherency is always maintained. With a writeback cache, the existing cache line must be written back to DRAM if its modify bit is set. If no modify bit is employed, the line is assumed to be modified and writeback action is required unless the line is in a write-protected region.

Processor writeback cycles are handled as normal processor write cycles. On a PCI cycle, the AMD-640 System Controller snoops the processor's L1 cache. If it contains the desired PCI data and it has been modified, the cache line must be written back. Writeback forwarding allows the PCI to read the modified data before it is written back.

AMD-640 System Controller Data Sheet

Cycle Type		Action Taken
Processor read	1.	The existing cache line is written back to DRAM if no modify bit is used or the modify bit is set.
	2.	The entire data line is read from DRAM and written to the cache.
	3.	The tag is updated.
	4.	The modify bit is reset (writeback/modify bit scheme only).
ч.	5.	The requested data is returned to the processor.
Processor write	1.	The data is written to DRAM.
	2.	Cache data, tag, and modify bits are unchanged.
PCI read	1.	The processor is snooped to write back the modified internal cache line.
	2.	Data (all four bytes) are read from DRAM.
	3.	Cache data, tag, and modify bits are unchanged.
PCI write	1.	The processor is snooped to write back the modified internal cache line.
	2.	Data is written to the cache.
	3.	Cache data, tag, and modify bits are unchanged.

Table 5-4	I. Cache	Miss A	Action 1	Taken

Protocol

To simplify system design, the AMD-640 System Controller uses only one cache control bit (the modify bit) rather than the two bits employed in the MESI (modified, exclusive, shared, invalid) protocol. In writeback mode there are only three cache states—invalid, valid, and modified. The modify bit indicates whether the cache line is valid (cleared) or modified (set), except when all active tag lines are set, which indicates the invalid state. Table 5-5 summarizes bit conditions for the various cache states.

Table 5-5. Cache States vs Bit Conditions	Table	5-5.	Cache	States	VS	Bit	Conditions	
---	-------	------	-------	--------	----	-----	------------	--

Cache State	Modify Bit	Other Tag Lines
Valid	0	Not all 1's
Modified	1	Not all 1's
Invalid	x	All 1's

21090B/0-March 1997



Figure 5-4 shows how cache state transitions occur.

Figure 5-4. Cache State Transitions

Operating Modes

The cache controller has three operating modes: enabled, disabled, and initialization. In the enabled mode, the cache controller functions normally. In the disabled mode, all read and write cycles are passed to the DRAM controller with no change to the cache data and tag bits.

The initialization mode puts the cache into a defined state after power-up. The BIOS puts the cache controller into the initialization state by writing 01 to offset 50h, bits 7-6, then reads from memory to fill the cache with valid data. The reads should start at xx00000 (xx depends on the cache size) and end at the cache limit. This requirement forces all lines to be valid. Finally, the BIOS enables the cache by clearing bits 7-6.

The BIOS normally performs this initialization before the cache is enabled. Any software that tests this feature after the cache has been enabled should reside in non-cacheable memory to prevent a system crash.

5.2.3 Write Buffers

The AMD-640 System Controller includes CPU-to-DRAM and PCI-to-DRAM write buffers to improve performance during cache read and write miss cycles.

On a cache read hit to a modified line, the buffers allow subsequent cache lines to be read while the altered line is written back to DRAM. On cache write misses, the AMD-640 System Controller asserts the BRDY line, enabling the processor to start the next cycle while the buffered data is written to DRAM.

The AMD-640 System Controller also allows reads to bypass pending writes (see Section 5.1.3, page 5-5).

5.2.4 Cacheable Region

Only DRAM attached to the AMD-640 System Controller is cacheable. The cacheable region is further limited by the following factors:

- The size of the DRAM and cache
- The number of tag lines enabled by the Cache Control 1 configuration register, offset 50h (page 7-11)
- The settings in the Non-Cacheable Region configuration registers, offsets 54h–57h (page 7-15)
- The cacheability of video and system BIOS as determined by the Shadow Ram Control configuration registers, offsets 61h-63h (page 7-21)

The normal cacheable region is the lesser of the DRAM size and 256 times the cache size (512 or 1024 if 9 or 10 tag bits, respectively, are used). The normal cacheable region is decoded automatically and does not require setting any configuration registers.

Within the normal cacheable region, two noncacheable areas can be specified by the Non-Cacheable Region configuration registers (page 7-15).

The upper memory region (A0000h to FFFFh) is noncacheable by default because it corresponds to the memory-mapped I/O ports. However, the video and system

BIOS (C0000h-C7FFFh and E0000h-EFFFFh, respectively) can be made cacheable and write-protected by programming the Shadow Ram Control configuration registers.

The KEN and EADS signals maintain consistency in the cacheable region between the L1 and L2 caches. KEN alerts the processor if data being read is cacheable. The EADS signal, which the AMD-640 System Controller uses to snoop the L1 cache on PCI-DRAM cycles, is only asserted for data in the cacheable region.

5.2.5 Cache Parameters

Data transactions with the L2 cache SRAM may differ depending on the type of SRAM selected. This variance implies that a specific SRAM speed may be required for different bus speeds. Examples of SRAM used for various bus speeds are shown in Table 5-6.

Type of SRAM	60 Mhz	66Mhz	Wait States
Asynchronous	6.7 ns	5 ns	0
Synchronous	15 ns	12 ns	0
Sync Pipelined Burst		66 MHz	0

5.2.6 Cache Snooping

Snoop Filtering

Snoop filtering increases processor bandwidth by reducing the number of snoop cycles (also called inquire cycles) on the local bus. When a PCI cycle causes a snoop, the AMD-640 System Controller retains the number of the cache line. If a subsequent access addresses the same line, no snoop cycle is generated.

Snoop Ahead Read This feature prevents stalling a PCI burst transfer to fetch data from DRAM. In a PCI read cycle, the AMD-640 System Controller snoops the cache and reads data from there rather than DRAM if it is present. The controller would then commence a PCI burst cycle. However, if the next data line were not in the cache, the controller would have to stall the burst in order to fetch the next line from DRAM. With snoop

AMD-640 System Controller Data Sheet

ahead read, the controller looks at the next cache line before starting the PCI burst, thus avoiding this potential loss of time.

5.3 DRAM Controller

The AMD-640 System Controller supports up to six 64-bit banks of DRAM with a capacity of up to 768 Mbytes. Each bank can contain 1-, 2-, 4-, or 16-Mbit by 32- or 64-bit DRAMs, in any combination of FPM, EDO, or SDRAM. FPM and EDO DRAMs can be 72-pin SIMMs with either 36 bits if Error Correcting Code (ECC) is required, or 32 bits (no ECC). SDRAM can be 168-pin DIMMs with either 72 bits (ECC) or 64 bits (no ECC).

Bank 1 is enabled by RASO, Bank 2 is enabled by RASI, and so on. Single-banked memory modules require one RAS signal and occupy a single row. Dual-banked memory modules occupy two rows of memory and require two RAS signals.

The DRAM banks are grouped into three pairs. Each pair can have zero, one, or both banks populated. The only constraint is that if both banks in a pair are populated they must be of the same type (size, SIMM configuration, and mode).

All of the DRAM parameters are programmed in configuration registers 58h–6Fh. See pages 7-16 through 7-31.

5.3.1 Mixing Memory

The AMD-640 System Controller can accomodate different memory sizes or types in different banks, but not within the same bank or bank pair. Configuration registers 58h-6Fh are used to program the ending address, column address size, DRAM type, error correction, timing, refresh interval, drive strength, and width for each bank.

Rules for populating DRAM are as follows:

- 1. Pairs must be of the same type (FPM or EDO DRAM).
- 2. If 64-bit mode is used, the banks must be paired. They need not be paired in 32-bit mode.
- 3. They must be populated in order. i.e., 0,1,2,3,4,5.





Figure 5-5. EDO DRAM Interface Example



Figure 5-6. SDRAM Interface Example

Memory Detection The AMD-640 System Controller can accommodate different memory sizes or types in different banks, but not within the same bank or bank pair. A software or firmware mechanism can be integrated into the BIOS that automatically detects the type and size of the DRAM device in each bank. The mechanism sets the Last Bank Populated to Bank 0 (offset 59h bits 2-0, page 7-19), determines its type and size, sets the Bank

0 ending address (offset 5Ah, page 7-19), increments the Last Bank Populated register, and performs the test on bank 1, making sure the address range for bank 1 is above the range determined for bank 0. The cycle is repeated for all populated banks.

To determine the type of device, the mechanism configures the target DRAM bank as EDO, enables it, writes data to it, reads the data back, and compares the results. A match indicates the presence of EDO DRAM, because standard DRAM does not respond properly to the faster EDO access cycles. If the comparison fails, the mechanism configures the bank as FPM DRAM and performs a similar test. If this test also fails, a somewhat more complex test can be run to determine if SDRAM is present or a bank is empty. Refer to the BIOS guide for more details. This procedure should be performed on eight consecutive bytes to determine if different types of memory devices are installed within a row. Any row containing differing memory types should be disabled.

To determine the size of the device, the mechanism sets the start address either at 0 or somewhere in the upper memory area. Then, using the memory column size bits in the corresponding configuration register (offsets 58h or 59h), the mechanism selects the largest size and tests the memory at all possible boundaries.

5.3.2 Error Correction Code

The AMD-640 System Controller supports error correction code (ECC) to check the integrity of transactions with system memory. ECC, also referred to as Hamming code, corrects single-bit and double-bit errors as well as some triple-bit errors. ECC is enabled in offset 6Eh (page 7-30). The memory modules must have parity bits to implement ECC.

ECC operation requires that system memory be initialized. In this procedure, the BIOS writes to every memory location, generating valid ECC that is stored in the DRAM parity bits. If this procedure is not performed, errors will occur when writing data smaller than a 64-bit doubleword.

5.3.3 DRAM Refresh

The AMD-640 System Controller provides DRAM refresh that is transparent to the rest of the system. Normal, burst, or CASbefore-RAS (CBR) refresh can be selected through offset 6Bh (page 7-27). Accesses to the read and posted write buffers are allowed during a refresh period. RAS pulses to the six memory banks are staggered one HCLK apart to minimize switching noise during memory refresh, as shown in Figure 5-7.





The AMD-640 System Controller also contains a refresh counter that provides 4096 refresh cycles on MA11–MA0. This permits the use of DRAMs up to 16 Mbits in size. The refresh period is derived by dividing HCLK by 16 (four-bit prescale) and a refresh divisor based on the 8-bit value in offset 6Ah. The refresh divisor can be calculated by multiplying the DRAM's required refresh period by the prescaled clock rate. For example, in a system with HCLK = 66 MHz and 4-Mbit DRAM requiring a refresh interval of 1024 cycles every 16 ms, the refresh divisor would be calculated as follows:

Refresh divisor = refresh period * prescaled clock

 $= (16 \times 10^{-3} \text{sec}/1024 \text{ cycles}) * (66 \times 10^{6}/16)$

- = 64.5 (decimal)
- = 42h (hexadecimal)

Page Mode DRAMThe AMD-640 System Controller generates DRAM addresses
based on the processor address and type of DRAM. Row and
column addresses are multiplexed on the same MA bus. For
non-page mode operations and page misses, the AMD-640
System Controller sequentially generates a row address and
column address. On page hits, only a column address is
generated during the DRAM access.

DRAM cycles normally operate in page mode. In this mode, RAS is held active after a DRAM access has finished in anticipation of the next access. RAS is brought High to precharge the DRAM only when a subsequent cycle to the same bank accesses a different DRAM page or an asynchronous event such as a RAS time-out occurs.

With Fast Page Mode DRAMs, the column address is latched on the falling edge of \overline{CAS} . FPM DRAMs require \overline{CAS} to stay active throughout the entire cycle, because their drives turn off when \overline{CAS} goes High. While a page cycle continues within a row, RAS remains active while \overline{CAS} is toggled as the address (column) changes. Fast Page Mode DRAMs are enabled or disabled for each bank pair in offset 60h (page 7-24).

DRAM cycles for all processor accesses are generated synchronously with the CPU clock (HCLK). Critical DRAM timing parameters including RAS precharge time and pulse width, CAS and write pulse widths, and column address-to-CAS delay can be individually programmed in configuration register 64h.

5.3.4 Shadow RAM

The AMD-640 System Controller supports shadowing of system, video, and other BIOS functions to accelerate access. The BIOS normally resides in Read Only Memory (ROM) to prevent altering the content of this crucial system code. Because ROM is substantially slower than RAM, most systems provide for copying the ROM contents to the upper memory area of RAM and making that area read only. The portion of RAM containing the BIOS copy is referred to as Shadow RAM.

The AMD-640 System Controller provides three control registers (offset 61h–63h, starting on page 7-21) to select the portions of upper memory for shadowing and to control read/ write access to those areas. The granularity is 16 Kbytes in the address range C0000h–DFFFFh and 64 Kbytes in the address range E0000h–FFFFFh. Read and write access can be enabled independently in each region. Further system performance enhancement can be achieved by programming address ranges C0000h–C7FFF and E0000h–FFFFFh to be cacheable and write-protected.

To copy the ROM code into the targeted shadow memory, set the access control bits for that area to Write Only, then copy the ROM code (read address) to the shadow memory (write address) with the source and destination pointed to the same physical address. After completion of the copy process, adjust the access control bits to Read Only.

If shadow RAM is not enabled, addresses A0000h-FFFFFh can be relocated to the top of local DRAM, increasing memory size by 384 Kbytes. If only the C segment (C0000h-CFFFFh) and/or the F segments are used for shadowing, memory is increased by 256 Kbytes. No DRAM can be relocated if either the D or E segment is used for shadow memory. Addresses A0000h-BFFFFh can be reserved for the system management memory map by setting register 63h bit 1 and cannot be relocated again. In this case, memory increases are reduced to 256 Kbytes (no shadowing) and 128 Kbytes (C and/or F segments used for shadowing).

5.3.5 EDO DRAM

EDO DRAM can increase system speed because most EDO accesses take one clock cycle less than standard FPM devices. The AMD-640 System Controller generates the appropriate clock cycles for FPM or EDO based on the information in configuration registers 60h and 64h. EDO memory allows shorter page cycle times by keeping the output drivers on when CAS goes inactive. (Fast-page DRAMs require CAS to stay active throughout the entire cycle.) The basic characteristics of EDO memory are as follows:

• The column-address is latched when \overline{CAS} falls.

- The output drivers remain on when CAS goes High, and only turn off when both CAS and RAS are deasserted.
- Data is valid until either the next falling edge of CAS or the next rising edge of OE.

Figure 5-8 shows a pipelined burst read from EDO memory, as indicated by the assertion of \overline{NA} . The first access is 5-2-2-2 and the second is 3-2-2-2. The five clock cycles in the first access indicate a page hit. On a page miss the first access is 11 clock cycles to allow for precharging the row and strobing the new row address into the controller.



Figure 5-8. Pipelined EDO Read (5-2-2-2, 3-2-2-2)

Figure 5-9 shows a write to address A followed by a pipelined read request from address G. The pipelined read is not shown. The write from the processor to the write buffer is a 3-1-1-1 cycle. The transfer from the buffer to DRAM does not begin until the entire line is written to the write buffer. The write buffer allows the processor to continue processing much earlier than if the processor was required to wait for the write to DRAM to complete.



Figure 5-9. EDO Posted Write (2-2-2-2)

5.3.6 Synchronous DRAM

Synchronous DRAM is the most recent innovation in the evolution of main memory systems to meet the higher bandwidth needs of today's processors. SDRAMs use a clock to synchronize address and data rather than row and column strobes. They can also be programmed to select the burst length, write mode, and type of burst (sequential or linear). The net effect is to achieve performance approaching SRAM. SDRAM is rated by operating frequency rather than access time. Currently, SDRAMs are available in 66-MHz, 83-MHz, and 100-MHz speeds.

SDRAM memory does not toggle CAS to get new data, but simply increments a counter to supply the address for succeeding cycles, thus substantially reducing bus delays. The basic characteristics of SDRAM are as follows:

- The clock is enabled when either RAS or CAS is first sampled asserted.
- The output drivers remain on when \overline{CAS} is negated. They are turned off when \overline{SWE} or \overline{CS} goes High.
- Read data is valid until the next rising clock edge.
- Write data is sampled on each rising clock edge.
- DQM7-DQM0 determine which bytes are read or written.
- Control signals need only be valid during \overline{CS} .

The BIOS configures the Memory Controller for SDRAM memory operation for each bank of memory by programming offset 60.

AMD-640 System Controller Data Sheet

Figure 5-10 shows an SDRAM burst read, followed by a single read to address G, then a read access to address X in the other bank. The bank change is indicated by MA11 changing from Low to High.



Figure 5-10. SDRAM Burst Read Cycle

21090B/0-March 1997

Figure 5-11 shows an SDRAM burst write, followed by a single write to address G, then a write access to address J in the other bank. The bank change is indicated by MA11 changing from Low to High.



Figure 5-11. SDRAM Write Cycle

AMD-640 System Controller Data Sheet

Figure 5-12 shows a burst read from PBSRAM. The assertion of $\overline{\text{COE}}$ indicates an L2 cache hit. $\overline{\text{CADV}}$ allows the address to increment on each clock. The completion of the data G access is not shown.



Figure 5-12. Pipelined Burst Read Cycle

Figure 5-13 shows a burst write to PBSRAM. Note that \overline{CADV} , which allows the address to increment, is High for one clock following \overline{ADS} . The completion of the data G access is not shown



Figure 5-13. Pipelined Burst Write Cycle

Figure 5-14 shows a CPU read miss. As the processor reads data from DRAM, the cache controller captures the data and stores it in the L2 cache, updating the tag to reflect a new line. Note the first \overline{GWE} is wider, allowing Data A and B to be written sequentially.



Figure 5-14. CPU Read Miss

Functional Operation

21090B/0-March 1997

Figure 5-15 shows a read miss with a modified L2 cache line, which must be written back. During the initial read, the cache data (I, J, K, L) is written into the DRAM write buffer. Next, the processor reads data from the DRAM (A, B, C, D). The cache controller captures the data as it passes to the processor and writes it in the L2 cache, updating the tag to reflect the new line. Finally, the data in the write buffer (G, H, I, J) is written to DRAM.



Figure 5-15. Read Miss With Modified L2 Cache Line

Functional Operation

AMD-640 System Controller Data Sheet

5.4 PCI Bus Controller

The AMD-640 System Controller drives the 32-bit PCI bus synchronously with the the PCI clock (PCLK), which is a buffered processor clock (HCLK) divided by two. It converts 64-bit processor data to 32-bit PCI data and regenerates commands with minimum overhead. A five-doubleword CPUto-PCI post write buffer enables the processor and PCI to operate concurrently. The AMD-640 System Controller converts consecutive processor addresses to burst PCI cycles. employing byte merging for optimal CPU-to-PCI throughput. Its unique integration of PCI controller and DRAM controller functions on one chip provides a fast 32-bit data link, crucial in achieving zero-wait state buffer movement and sophisticated, upgradeable buffer management schemes such as byte merging. A 48-doubleword PCI-to-DRAM post write buffer and a 26-doubleword DRAM-to-PCI prefetch buffer enable concurrent PCI bus and DRAM/cache accesses during PCI initiator transactions. 2-1-1-1 cache hit and 3-1-1-1 cache miss timing provide a typical PCI bus initiator transfer rate of greater than 100 Mbytes per second.

When the processor drives an I/O cycle to an address other than the AMD-640 System Controller's configuration register addresses, the controller passes the I/O cycle to the PCI bus. The AMD-640 System Controller posts the I/O cycle in one of its write buffers. The controller does not respond to I/O cycles driven by PCI initiators on the PCI bus. It allows these cycles to complete on the PCI bus.

Transactions on the PCI bus consist of an address/control phase followed by one or more data phases. Three signals provide fundamental control of all PCI data transfers. FRAME is asserted by the initiator to indicate the beginning and end of a transaction. IRDY is asserted by the initiator to indicate that it is ready to complete the current data phase. TRDY is asserted by the target to indicate that it is ready to complete the current data phase.

When FRAME and IRDY are both inactive, the PCI bus is idle. A transaction begins with an address phase, in which an initiator simultaneously asserts FRAME and issues the address and bus command. The first data phase begins on the following

clock edge. Data is transferred between the initiator and target on each clock edge for which both IRDY and TRDY are asserted. Either the initiator or target can insert wait states by delaying the assertion of IRDY or TRDY, respectively.

5.4.1 PCI-to-CPU (Read) Transactions

The AMD-640 System Controller contains an eight-byte read buffer which assembles two 32-bit PCI read cycles into one 64bit quadword for the CPU data bus. The buffers are also used when any read crosses a 32-bit boundary. Aligned byte/word/ dword processor reads are passed on to the PCI bus by the AMD-640 System Controller as such. The read buffer is always enabled.

When the processor reads from the PCI bus, the AMD-640 System Controller acts as a PCI initiator. The controller responds to the read with data from one of its internal buffers or with data obtained by performing a read operation on the PCI bus. Figure 5-16 depicts a PCI read initiated by the AMD-640 System Controller. On the first PCLK of the read transaction the controller initiates the address phase by asserting FRAME, driving the PCI bus command on BE3-BE0, and driving the address on AD31-AD0. (FRAME remains asserted until either the data phase for the last transaction begins or the cycle is preempted. Figure 5-16 depicts a singletransfer read, so FRAME is only asserted for one PCLK.) On the second PCLK, the controller releases AD31-AD0 in what is known as the turnaround phase, in which ownership of AD31-AD0 changes from the initiator to the target device. The AMD-640 System Controller also begins driving the byte enables on BE3-BE0 during the second PCLK to indicate which data paths will be used for the transfer, and asserts **IRDY** to indicate it is ready to accept data. During the third PCLK, the target device asserts **DEVSEL** to indicate that its address matches the one driven for the cycle and that it is ready to begin returning data. In addition to **DEVSEL**, the target device drives the requested data on AD31-AD0 and asserts TRDY to indicate the data is available. On the rising edge of the fourth PCLK, the AMD-640 System Controller samples IRDY, TRDY, and AD31-AD0. Since IRDY and TRDY are both sampled active, the system controller accepts the data on AD31-AD0. The controller either forwards this data on to the processor or stores it in one of its read buffers. If the target device needs to insert wait

AMD-640 System Controller Data Sheet



states before returning data, it does so by delaying the assertion of TRDY.

Figure 5-17 depicts a PCI burst read, which requires four data transfers, initiated by the AMD-640 System Controller. In this example, the target inserts a wait state before the fourth data transfer by deasserting TRDY for one PCLK and then reasserting TRDY when it is ready to supply the data for the fourth transfer.





Figure 5-16. Basic PCI Read Operation

5.4.2 CPU-to-PCI (Write) Transactions

The AMD-640 System Controller converts a full 64-bit (quadword) CPU-to-PCI write into two consecutive 32-bit (doubleword) PCI write cycles. It also features byte merging (grouping smaller, consecutive CPU writes into doublewords) and burst transactions (writing up to four doublewords in a single PCI transaction). These features in combination significantly reduce the bus bandwidth required to complete PCI writes.

The AMD-640 System Controller contains a five-doubleword post write buffer between the processor and the PCI bus. Every CPU-to-PCI write is stored in the buffer unless it is full, allowing the processor to begin its next operation without having to wait for the write to complete. When the PCI bus is available, the AMD-640 System Controller performs up to five 32-bit PCI writes to complete the transaction.

Byte Merging

Byte merging combines multiple CPU write cycles into a single PCI transfer. The AMD-640 System Controller monitors address and byte enable signals to combine consecutive cycles containing 1, 2, and 4-byte writes into a single 8-byte buffer. The AMD-640 System Controller does not allow non-contiguous byte merging. To merge bytes, the second write must be to a subsequent byte location in the 8 byte line. For example, if the first write is a byte write to byte location 3, only subsequent writes to byte locations 4-7 can be merged. If a write is made to locations 0-2, it will be posted to the next write buffer. In addition, the AMD-640 System Controller does not allow reordering or over-writing merges. This is necessary to maintain support for strong write ordering, in which writes are placed on the PCI bus in the order they are received from the processor.

The AMD-640 System Controller also supports byte merging for writes to the video/frame buffer area.

Burst Cycles The AMD-640 System Controller writes all of its buffer contents in a single PCI transaction when the bus becomes available. In this way, consecutive CPU-to-PCI writes, whether two full quadwords or several smaller transactions combined through byte merging, are performed in a single PCI transaction.

AMD-640 System Controller Data Sheet

Writes To PCI When the processor writes to the PCI bus, the AMD-640 System Controller acts as a PCI initiator. Figure 5-18 depicts a write to PCI initiated by the AMD-640 System Controller. The controller drives FRAME, AD31-AD0, and BE3-BE0 to initiate the write transaction during the first PCLK. FRAME remains asserted until the data phase for the last transaction begins or the cycle is preempted. (Figure 5-18 depicts a single transfer write, so FRAME is only asserted for one PCLK.) AD31-AD0 contains the address for the target of the write and BE3-BE0 contain the bus command (transaction type) information. During the second PCLK, the AMD-640 System Controller begins driving the data for the write on AD31-AD0 and the corresponding byte enables on BE3-BE0. There is no need for a turnaround phase because the controller drives AD31-AD0 during both the address and data phases. Also during the second PCLK, the AMD-640 System Controller asserts IRDY to indicate it is driving the data and is ready to complete the transaction. In this example the target is able to decode the address and drive **DEVSEL** in the second clock to indicate that its address matches the one driven for the cycle, and it drives TRDY to indicate it is ready to accept data. On the rising edge of the third PCLK, the target samples IRDY, TRDY, and AD31-AD0. Because both IRDY and TRDY are sampled active, the target accepts the data written on AD31-AD0. This is a zerowait state write transaction. In most cases, the target device will require additional time to decode the address and complete the write. In this case, the target delays the assertion of **DEVSEL**. If the target requires additional time to accept the data and complete the write, it delays the assertion of TRDY as well.
21090B/0-March 1997



Figure 5-19 depicts a burst write with four data transfers on the PCI bus initiated by the the AMD-640 System Controller. This example also includes a wait state inserted by the target for both the first and the third data transfers. The target inserts the wait state by delaying the assertion of TRDY for the first transfer. To insert a wait state in the third transfer, the target deasserts TRDY for one PCLK, then reasserts TRDY when it is ready to receive the third data transfer.



Figure 5-19. PCI Burst Write

21090B/0-March 1997

AMD-640 System Controller Data Sheet

5.4.3 PCI Arbitration

The AMD-640 System Controller contains the arbitration logic that allocates ownership of the PCI bus among itself, the AMD-645 Peripheral Bus Controller, and four other PCI initiators. For added flexibility, the AMD-640 System Controller allows system designers to select several arbitration mechanisms. Two mechanisms are controlled by bit 7 in offset 75h (see page 7-38). These mechanisms can be disabled and replaced by four other choices in offset 76h (page 7-39). The adjustments include setting priority weight of the processor over other PCI arbiters, selecting REQ or FRAME as the trigger for new arbitration, and selecting the bus timeout period.

The PCI bus arbiter implements resource locking, which is selected via configuration register offset 73h, bit 1 (page 7-36).

When there are no requests for the bus, ownership defaults to the processor via the AMD-640 System Controller. "Parking" the bus in this way is sometimes referred to as CPU-centric arbitration.

5.4.4 PCI Configuration

The AMD-640 System Controller uses PCI configuration mechanism #1 to select all of the options available for interaction with the processor, DRAM, L2 cache, and the PCI bus. This mechanism is defined in the PCI Local Bus Specification Revision 2.1 and described on page 7-1. All configuration functions for the AMD-640 System Controller are performed via two I/O-mapped configuration registers, IO_CNTRL (I/O address 0CF8h) and IO_DATA (I/O address 0CFCh).

These two registers are used to access all other internal configuration registers of the AMD-640 System Controller. The AMD-640 System Controller decodes accesses to these two I/O addresses and handles them internally. A read to a nonexistent configuration register returns a value of FFh. Accesses to all other I/O addresses are forwarded to the PCI bus as regular I/O cycles.

Read and write cycles involving the AMD-640 System Controller configuration registers are functionally the same as

other I/O read and write cycles. Both require five PCI clock cycles to complete. Configuration timing is illustrated in Figure 5-20 and Figure 5-21.









5.4.5 PCI Transaction Examples

CPU Read from PCI Target Figure 5-22 shows the processor reading from a target on the PCI bus. There is a six-clock latency from the PCI bus to the CPU bus. The single wait state on the PCI bus is included as an example and is not required.



Figure 5-22. Processor Read from PCI Target

CPU Write to PCIFigure 5-23 shows the processor writing to a target on the PCI
bus. The AMD-640 System Controller stores the processor data
in the PCI write buffer and controls the transfer from the write
buffer to the PCI bus. There is a seven-clock latency from the
processor to the PCI bus.

The PCI write buffer allows the processor to run fast back-toback cycles. Note that NA must be enabled by setting the CPUto-PCI post write bit in the PCI Buffer Control Register, offset 70h, bit 7 (see page 7-32). Also, back-to-back cycles must be enabled in the Command Register, offset 05h, bit 9 (see page 7-6).



Figure 5-23. Processor Write to PCI Target

PCI Bus Initiator Read: Cache Miss Figure 5-24 shows a PCI bus initiator reading from memory. A page miss is indicated by RAS toggling High, then Low, to strobe in the new page address. The page miss accounts for the latency shown. Note that an entire cache line (A, B, C, D, E, F, G, H) is read from DRAM even though only four 32-bit words (A, B, C, D) are requested (FRAME is negated at C). Also note that the DRAM data is echoed on the processor bus, indicating that there is no concurrence during this transfer. The numbers on the clocks are for reference, i.e., there are 3 clocks from RAS to CAS, 5 clocks from RAS to data, and 11 PCLK's from FRAME to the first data word on the PCI bus in this example.

21090B/0-March 1997

AMD-640 System Controller Data Sheet



Figure 5-24. PCI Bus Initiator Read: Cache Miss

21090B/0-March 1997

AMD-640 System Controller Data Sheet

PCI Bus Initiator Read: Modified L1 Hit, L2 Miss Figure 5-25 shows a PCI initiator read. L1 and L2 are snooped for the data. L2 misses, but L1 hits a modified line (indicated by HITM). The L1 cache controller writes the data to the DRAM write buffer and the PCI read buffer via the PCI forward mechanism. The PCI initiator reads the data from the PCI read buffer while the DRAM controller writes the data to DRAM. The L2 cache is not updated because the line is not present in L2.

Preliminary Information

21090B/0-March 1997

AMD-640 System Controller Data Sheet



Figure 5-25. PCI Bus Initiator Read: Modified L1 Hit, L2 Miss

PCI Bus Initiator Read: L1 Miss, Unmodified L2 Hit

Figure 5-26 shows a PCI initiator read. L1 and L2 are snooped. L1 misses but L2 hits. There is no write to DRAM because the line is not modified. The L2 cache data is forwarded to the PCI bus. Note that the entire cache line is read, and if a successive PCI read addresses this data, it will be supplied directly from the AMD-640 System Controller.



Figure 5-26. PCI Bus Initiator Read: L1 Miss, Unmodified L2 Hit

Preliminary Information

AMD-640 System Controller Data Sheet

21090B/0-March 1997

PCI Bus InitiatorFigure 5-27 shows another PCI initiator read. L1 and L2 are
snooped. L1 has a hit on a modified line (HITM is asserted). L2
also has a hit. The L1 data is written to both the L2 cache and
the PCI read buffer.



Figure 5-27. PCI Bus Initiator Read: Modified L1 Hit

PCI Bus Initiator Write: Cache Miss

Figure 5-28 shows a PCI write to DRAM. L1 and L2 are snooped, and both miss. The AMD-640 System Controller stores the PCI data into its write buffer and subsequently writes this data (A, B, C, D) to DRAM.



Figure 5-28. PCI Bus Initiator Write: Cache Miss

21090B/0-March 1997

AMD-640 System Controller Data Sheet

PCI Bus Initiator Write: L1 Hit, L2 Miss

Figure 5-29 shows a PCI write to DRAM. L1 and L2 are snooped. L2 is a miss and L1 is a hit. The L1 cache controller writes data (G, H, I, J, K, L, M, N) to the DRAM write buffer. This data is merged with the data from the PCI bus (A, B, C, D) and written into DRAM. The cache line boundaries are assumed. There are many possible variations to the example shown.



Figure 5-29. PCI Bus Initiator Write: L1 Hit, L2 Miss

PCI Bus Initiator Write: L1 Miss, Unmodified L2 Hit

Figure 5-30 shows a PCI write to DRAM. L1 and L2 are snooped. L1 is a miss and L2 is a hit. The L2 line is not written back because it is not modified. The line is simply marked invalid because new data is written into the DRAM.



Figure 5-30. PCI Bus Initiator Write: L1 Miss, Unmodified L2 Hit

PCI Bus Initiator Write: Modified L1 Hit, L2 Hit

Figure 5-31 shows a PCI initiator write to DRAM. L1 and L2 are snooped. The processor asserts HITM indicating that the line in the L1 cache is modified. L2 also indicates a hit. The L1 data is written back to the DRAM buffer. The controller then merges the cache data with the PCI data and writes the merged data to DRAM.



Figure 5-31. PCI Bus Initiator Write: Modified L1 Hit, L2 Hit

21090B/0-March 1997

AMD-640 System Controller Data Sheet

PCI Bus Initiator Write: L1 Miss, Modified L2 Hit Figure 5-32 shows a PCI initiator write to DRAM. L1 and L2 are snooped. L1 is a miss but L2 is a hit and is modified. The controller reads the modified L2 line into the DRAM write buffer, merges it with the PCI data, and writes the merged data to DRAM. TAGWE invalidates the L2 cache entry by writing FFh. The first CAS assertion indictes that a DRAM read access is started in parallel with interrogating the cache. The DRAM read aborts when the write cache hit is recognized.



Figure 5-32. PCI Bus Initiator Write: L1 Miss, Modified L2 Hit

5.4.6 PCI Accesses by Another initiator

A PCI initiator begins a memory read or write cycle by asserting FRAME and placing the memory address on AD31– AD0. The AMD-640 System Controller decodes the address. If the address is within the domain of the host or memory, the AMD-640 System Controller accepts the cycle and responds as a PCI target by asserting DEVSEL. (If the address is not within controller or processor domain, the AMD-640 System Controller ignores the cycle and allows it to complete on PCI.)

PCI Reads In a PCI read, the AMD-640 System Controller combines the 16-doubleword PCI buffer with the 10-doubleword DRAM read buffer, effectively forming a 26-doubleword PCI read buffer. The controller initiates a memory prefetch starting at the address sent by the initiator, reading data sequentially until the PCI read buffer is full. When the first doubleword of data is available, the controller supplies the data on AD31–AD0 and asserts TRDY, as shown in Figure 5-27 on page 5-44. As space becomes available, more data is prefetched until the cycle is complete. When the entire read is completed, the buffers are automatically invalidated to prevent stale data from being put out on a subsequent PCI initiator read.

If a read operation crosses a memory page boundary, the AMD-640 System Controller initiates a target disconnect on the PCI bus at a line (32-byte) boundary.

Each address is passed to the processor bus to snoop the primary and secondary caches. If the address hits a cache entry, the data is supplied from the cache rather than from DRAM. To maintain data coherency, the AMD-640 System Controller completes PCI initiator writes to memory before starting a PCI read.

PCI Writes In a PCI write, the AMD-640 System Controller combines the 16-doubleword PCI buffer with the 32-doubleword DRAM write buffer, effectively forming a 48-doubleword PCI write buffer. The AMD-640 System Controller asserts TRDY during the same clock it asserts DEVSEL. On the next rising clock edge the controller samples the write data and posts it in the PCI write buffer, as shown in Figure 5-28 on page 5-45. Posting the write frees the PCI bus so that the next operation is not stalled waiting for completion of the write to memory.

21090B/0-March 1997

AMD-640 System Controller Data Sheet

If the buffer fills up before the write is complete, the controller will deassert TRDY until the buffer has written some of its contents to memory and space is available for more data. The write is completed when the memory bus becomes available.

The L1 and L2 caches are snooped during the write to maintain cache integrity. If the address hits a cache entry the cache data is written and merged with the PCI data. The cache line is also invalidated. To maintain data coherency, the write buffer snoops PCI reads from memory. If read data hits the write buffer, the read stalls by negating TRDY until the write is completed.

5.4.7 PCI Fast Back to Back cycles

The PCI specification allows fast back-to-back cycles to the same target or to different targets. In the AMD-640 System Controller, this feature is controlled by the command register (offset 05h-04h) for reads and the PCI configuration register (offset 71h), bit 7 for writes. Offset 73h, bit 7 must be set for slow decode if fast back-to-back is selected.

On same-target back-to-back cycles, the initiator is responsible for preventing contention on TRDY, DEVSEL, STOP, and PERR. The AMD-640 System Controller deletes the idle cycle prior to FRAME and guarantees it will not produce any contention when it is driving the PCI bus.

On different-target back-to-back cycles, the target is responsible for preventing contention on TRDY, DEVSEL, STOP, and PERR. When this option is selected the AMD-640 System Controller will capture the address without an intervening idle cycle. The AMD-640 System Controller will delay assertion of TRDY, DEVSEL, STOP, and PERR by one clock to avoid contention. Avoiding contention in this mode is more difficult because the capabilities of all targets in the system must be known.

5.4.8 PCI Sideband Signals

The AMD-640 System Controller supports one pair of PCI sideband signals, PREQ and PACK, to connect to a bridge

device such as an ISA/EISA bridge. They are generally used when an alternate bus device, typically an ISA master or DMA device, requires ownership of the system's main memory. The alternate bus device asserts **PREQ** to request the bus. The AMD-640 System Controller grants the request after all of its write buffers have been flushed by asserting **PACK**.

5.4.9 Power Management

The AMD-640 System Controller supports the Advanced Power Management Specification, version 2.1. The counters required for this feature are contained in the AMD-645 Peripheral Bus Controller companion device. SMIACT controls selection of the SMM memory space.

To initialize the SMM memory, the BIOS writes 01 to offset 63h, bits 1-0. This enables it to copy the SMM code into the SMM memory. The BIOS then writes 00, then 10 to these bits. (The program should not change the bits from 01 to 10 directly.) This action enables the controller to redirect processor accesses to the appropriate address range if SMIACT is active.

6

AMD-640 System Controller Data Sheet

Initialization

All programmable features in the AMD-640 System Controller are controlled by the PCI configuration registers, which are normally written to only during system initialization. This section summarizes the register functions, default values, access types, and addresses (offset numbers). For more detailed descriptions of the configuration registers, see Section 7.

Recommended values are shown for FPM, EDO, and SDRAM. These values ensure acceptable performance but may not be optimal for a particular system. Refer to the BIOS guide for sample code.

Access types are indicated as follows:

R/W Read/Write

R/O Read Only

RWC Read, Write 1's to Clear individual bits

 Table 6-1.
 Configuration Space Header Registers

Offset	PCI Header	Default	Access			
01h-00h	Vendor ID	1106h	RO			
03h02h	Device ID	0595h	RO			
05h-04h	Command	0007h	RW			
07h-06h	Status	02A0h	RWC			
08h	Revision ID	nn (note 1)	RO			
09h	Program Interface	00h	RO			
0Ah	Bus Class Code	00h	RO			
0Bh	Base Class Code	06h	RO			
0Ch	Cache Line Size	00h	RO			
0Dh	Latency Timer	00h	RW			
0Eh	Header Type	00h	RO			
0Fh	Built-In Self Test (BIST)	00h	RO			
10h-3Fh	Reserved	00h				
Note: 1. nn changes for each device revision. Rev D = 02h is the current revision as of publication of this document (Rev. F = 03h, Rev. F = 04h)						

Offset	Cache Control	Default		Access	
			Setting	Result	
50h	Cache Control 1	00h	83h	normal operation, PBSRAM	RW
51h	Cache Control 2	00h	01h	1 bank; 512 kbytes	RW
52h	Non-Cacheable Control	02h	96h	L1=L2=WB	RW
53h	System Performance Control	00h	78h	PCI concurrency	RW
55h-54h	Non-Cacheable Region #1	0000h			RW
57-56h	Non-Cacheable Region #2	0000h			RŴ

Table 6-2. Configuration Space Cache Control Registers

Offset	Cache Control	Default	Recommended		Access
			Setting	Result	
58h	DRAM Configuration Register #1	40h	44h	10-bit column	RW
59h	DRAM Configuration Register #2	05h	03h	banks 0-3 populated	RW
5Ah	DRAM Bank 0 Ending [HA29-22]	01h	10h/02h	64 Mbytes/8 Mbytes	RW
5Bh	DRAM Bank 1 Ending [HA29-22]	01h	20h/04h	64 Mbytes/8 Mbytes	RW
5C	DRAM Bank 2 Ending [HA29-22]	01h	30h/06h	64 Mbytes/8 Mbytes	RW
5Dh	DRAM Bank 3 Ending [HA29-22]	01h	40h/08h	64 Mbytes/8 Mbytes	RW
5Eh	DRAM Bank 4 Ending [HA29-22]	01h	50h/08h	64 Mbytes/no RAM	RW
5Fh	DRAM Bank 5 Ending [HA29-22]	01h	60h/08h	64 Mbytes/no RAM	RW
60h	DRAM Type	00h	00h	Fast Page Mode	P\A/
 			05h	EDO mode banks 0-3	
61h	Shadow RAM Control Register #1	00h	CAh	video BIOS	RW
62h	Shadow RAM Control Register #2	00h	00h	disable	RW
63h	Shadow RAM Control Register #3	00h	22h	main BIOS	RW
64h	DRAM Timing	ABh	FFh	slowest initially	RW
			44h	60 ns EDO	
			57h	60 ns FP	
65h	DRAM Control Register #1	00h	A4h	page open	RW
				fast decode	
				latch delay	
66h	DRAM Control Register #2	00h	03h	SDRAM	RW
67h	32-Bit DRAM Width Control Register	00h	00h	64-bit DRAM	RW
69h-68h	Reserved				-
6Ah	DRAM Refresh Counter	00h	42h	15 μsec	RW
6Bh	DRAM Refresh Control Register	00h	80h	CBR	RW
6Ch	SDRAM Control Register	00h	00h		RW
6Dh	DRAM Drive Strength Control Register	00h	4Fh	24-ma drive	RW
6Eh	ECC Control Register	00h	00h		RW
6Fh	ECC Status Register	00h	00h		RWC

Table 6-3. Configuration Space DRAM Control Registers

Offset	Cache Control	Default		Recommended		
			Setting	Result		
70h	PCI Buffer Control 1	00h	E0h	enable write buffers & prefetch	RW	
71h	Processor to PCI Flow Control #1	00h	DEh	Post writes to DRAM & Merge	RW	
72h	Processor to PCI Flow Control #2	02h	ECh	reduce FRAME	RWC	
73h	PCI Target Control	00h	8Dh	STOP control	RW	
74h	PCI Initiator Control	00h	C0h	enhance commands	RW	
75h	PCI Arbitration Control #1	00h	00h			
76h	PCI Arbitration Control #2	00h	80h		RW	

Table 6-4. Configuration Space PCI Control Registers

7 Configuration Registers

All of the many options available on the AMD-640 System Controller are selected by writing to its configuration registers. These registers are usually set during system initialization and are not accessed during normal operation. However, some registers may require specific programming sequences during power-up to detect the type and size of installed memory.

This section contains a description of the mechanism used to access the AMD-640 System Controller's configuration registers and describes the location and definition of each register.

7.1 PCI Configuration Mechanism

The AMD-640 System Controller uses PCI configuration mechanism #1 to convey and receive configuration data to and from the host processor. This mechanism, described in *PCI Local Bus Specification Revision 2.1*, employs I/O locations 0CF8h-0CFBh to specify the target address and locations 0CFCh-0CFFh for data to or from the target address. The target address includes the PCI bus, device, function, and register numbers of the PCI device.

Configuration Address Ports 0CFBh-0CF8h

31	bit 30	-	bit 24	bit 23	-	bit 16	bit 15	-	bit 11	10	-	8	bit 7	-	bit 2	1	0
En		Reserved			Bus Number		Devic	e Nu	Imber	Fun	ctior	#	Regis	ter Nu	mber	0	0
I/O Address OCFBh		I/C	O Address OCFA	h	l/	'0 A	ddress C	CF9	ſ		I/O	D Addr	ess OCF8	h			

To specify the AMD-640 System Controller, set bit 31, the enable bit. If bit 31 is cleared, the AMD-640 System Controller passes the data through as an I/O transaction. The bus number, device number, and function number of the AMD-640 System Controller are all 00h.

21090B/0-March 1997

The PCI specification calls for 256 configuration registers in each target device to be organized on doubleword boundaries. Each register is numbered as an "offset" from zero. To access a particular register, the most significant six bits of the offset are written to bits 7-2 of the target address to specify the register's doubleword boundary, while the PCI byte enable lines C/BE3-C/BE0 select the byte represented by the least two significant bits of the offset. Some registers are described as 16- or 32-bit entities, in which case two or four byte enable lines, respectively, are asserted. For example, the Status Register is described as residing at offset 07h-06h. 07h =00000111b and 06h = 00000110b. To access this register, write the six most significant bits (000001 in this example) of either byte to bits 7-2 of I/O address 0CF8h to specify the doubleword (all multi-byte registers reside within the same doubleword), and assert byte enables 3 and 2 (clear C/BE3 and C/BE2) corresponding to the two least significant bits of 07h and 06h. respectively.

Table 7-1 summarizes the I/O ports involved in PCI configuration.

•	•		-	
Register Name	I/O Address	Туре	Default Value	Size
IO_CNTRL	0CF8h	R/W	0000 0000h	32
IO_DATA32	0CFCh	R/W	0000 0000h	32
IO_ODD_DATA16	0CFCh	R/W	0000h	16
IO_EVEN_DATA16	0CFEh	R/W	0000h	16
IO_0_DATA8	0CFCh	R/W	00h	8
IO_1_DATA8	0CFDh	R/W	00h	8
IO_2_DATA8	0CFEh	R/W	00h	8
IO_3_DATA8	0CFFh	R/W	00h	8

 Table 7-1.
 Configuration Port Register Summary

7.2 Register Overview

Tables 7-2 through 7-5 summarize the AMD-640 System Controller configuration register offsets, functions, default values, and access types. Access types are indicated as follows:

- R/W Read/Write
- R/O Read Only

RWC Read, Write 1's to Clear individual bits

Offset	PCI Header	Default	Access
01h-00h	Vendor ID	1106h	RO
03h-02h	Device ID	0595h	RO
05h-04h	Command	0007h	RW
07h-06h	Status	02A0h	RWC
08h	Revision ID	nn (Note 1)	RO
09h	Program Interface	00h	RO
0Ah	Bus Class Code	00h	RO
0Bh	Base Class Code	06h	RO
0Ch	Cache Line Size	00h	RO
0Dh	Latency Timer	00h	RW
0Eh	Header Type	00h	RO
0Fh	Built-In Self Test (BIST)	00h	RO
10h–3Fh	Reserved	00h	_

 Table 7-2.
 Configuration Space Header Registers

Notes:

 nn changes for each device revision. Rev D = 02h was the current revision as of publication of this document (Rev E = 03h, Rev F = 04h).

Table / St. Soundaradon Space Sache Sound of Medisters
--

Offset	Cache Control	Default	Access
50h	Cache Control 1	00h	RW
51h	Cache Control 2	00h	RW
52h	Non-Cacheable Control	02h	RW
53h	System Performance Control	00h	RW
55h-54h	Non-Cacheable Region #1	0000h	RW
57h–56h	Non-Cacheable Region #2	0000h	RW

Offset	Cache Control	Default	Access
58h	DRAM Configuration Register #1	40h	RW
59h	DRAM Configuration Register #2	05h	RW
5Ah	DRAM Bank 0 Ending	01h	RW
5Bh	DRAM Bank 1 Ending	01h	RW
5Ch	DRAM Bank 2 Ending	01h	RW
5Dh	DRAM Bank 3 Ending	01h	RW
5Eh	DRAM Bank 4 Ending	01h	RW
5Fh	DRAM Bank 5 Ending	01h	RW
60h	DRAM Type	00h	RW
61h	Shadow RAM Control Register #1	00h	RW
62h	Shadow RAM Control Register #2	00h	RW
63h	Shadow RAM Control Register #3	00h	RW
64h	DRAM Timing	ABh	RW
65h	DRAM Control Register #1	00h	RW
66h	DRAM Control Register #2	00h	RW
67h	32-Bit DRAM Width Control Register	00h	RW
68h	Reserved	00h	RW
69h	Reserved	00h	RW
6Ah	DRAM Refresh Counter	00h	RW
6Bh	DRAM Refresh Control Register	00h	RW
6Ch	SDRAM Control Register	00h	RW
6Dh	DRAM Drive Strength Control Register	00h	RW
6Eh	ECC Control Register	00h	RW
6Fh	ECC Status Register	00h	RWC

Table 7-4. Configuration Space DRAM Control Registers

21090B/0-March 1997

AMD-640 System Controller Data Sheet

Offset	PCI Bus Control	Default	Access
70h	PCI Buffer Control Register	00h	RW
71h	Processor-to-PCI Control Register#1	00h	RW
72h	Processor-to-PCI Control Register#2	00h	RWC
73h	PCI Initiator Control Register #1	00h	RW
74h	PCI Initiator Control Register #2	00h	RW
75h	PCI Arbitration Control Register #1	00h	RW
76h	PCI Arbitration Control Register #2	00h	RW
77h–FFh	Reserved	00h	RW

Table 7-5.	Configuration	Space PCI	Control	Registers
	Contraction	opuce i ei		ILCAISCOIS

7.3 PCI Configuration Space Registers

7.3.1 Vendor ID (Offset 01h–00h)



This read-only value is defined as 1106h.

7.3.2 Device ID (Offset 03h–02h)



This read-only value of 0595h represents the AMD-640 System Controller device.

7.3.3 Command (Offset 05h–04h)

	Bits 15–10	9	8	7	6	5	4	3	2	1	Bit 0
	Reserved	FBBCE	SERRE	STEP	Reserved	VGAPS	MWIC	SCMON	INITEN	MEMSPC	IOSPC
Reset	0	0	0	0	0	0	1	0	1	1	1

Bits 15-10 Reserved (always reads 0)

Bit 9 Fast Back-to-Back Cycle Enable (RW)—See Section 5.4.7 on page 5-51 for a discussion of back-to-back cycles.

0=Fast back-to-back transactions only allowed to the same agent (default)

1 = Fast back-to-back transactions allowed to different agents

Bit 8 SERR Enable (RW)—This bit does not affect setting of bit 14 in offset 07h– 06h.

 $0 = \overline{SERR}$ driver disabled (default)

 $1 = \overline{\text{SERR}}$ driver enabled

Note: If a system error occurs, *SERR* may be asserted by a PCI master or by the AMD-645 Peripheral Bus Controller.

Bit 7 Address/Data Stepping (always reads 0)

0 = Device never does stepping

Bit 6 Reserved (RW)—This bit must remain at the default value of 0.

Bit 5 VGA Palette Snoop (always reads 0)

0 = Palette accesses generate normal PCI cycles

Bit 4 Memory Write and Invalidate Command (always reads 1)—This feature increases overall performance by eliminating cache writebacks when a PCI initiator writes to the address of a modified line. The AMD-640 System Controller invalidates the cache line rather than writing it back to DRAM.

1 = Bus initiators may generate Memory Write and Invalidate

Bit 3 Special Cycle Monitoring (always reads 0)

0 = Special cycles not monitored

Bit 2 Initiator Enable (always reads 1)

1 = AMD-640 System Controller can behave as bus initiator

Bit 1 Memory Space (always reads 1)

1 = Responds to memory space

Bit 0 I/O Space (always reads 1)

1 = Responds to I/O space

7.3.4 Status (Offset 07h–06h)

	Bit 15	14	13	12	11	10–9	8	7	6	5		Bits 4	-0	
	Rsvd	SSE	SIA	RTA	STA	DEVSEL Timing	DPED	FBBC	Reserved	66 MHz		Reserv	/ed	
Reset	0	0	0	0	0	0 1	0	1	0	1	0 0	0	0	0
Bit 15		Reser	ved (a	lways	reads	0)								
Bit 14		Signal	led Sy:	stem E	rror (always reads 0))							
		$0 = N_0$	o erro	or det	ected	1	-							
		1 = E	CC er E RR j	ror d pin is	etect not a	ed. (ECC err asserted.)	ors are	e repo	rted in	this st	atus	bit	but	the
Bit 13		Signal trans	l ed in actio	itiator n is to	Abo ermin	rt (RO)—This nated with In	bit is itiator	s set Abor	by a P t.	°CI ini	tiato	r wl	hen	its
		0 = P(1 = T) te	CI tra he A rmin	insact MD-6 ated a	tions 540 S a trar	proceeding r System Con Isaction befo	iormal trolle re con	ly er, ac ipletio	ting a	s PCI	initi	ato	r, h	ıas
Bit 12		Receiv detects simul	ved T a cts a ltane	arget fatal ously	Abort error deas	t (RWC) —The or cannot c serting DEV	e targe omple SEL ar	et iss te a t nd ass	ues a ransact erting 3	target tion. T STOP.	aboı his bi	rt w it is	hen set	ı it by
		0 = N 1 = T	o abo ransa	rt rec ction	eiveo abor	l ted by target	:							
Bit 11		Signal DRA AMD canne	l ed Ta M an 9-640 ot res	d the Syste pond	Abort AMI em C	(RO)—This b D-640 System Controller ac	oit is s Contr cesses	set wl roller a ta	nen a l cannot irget d	PCI in respo evice	itiato nd, o and	or a r wh the	cces ien tar	ses the get
		$0 = P(1)$ $1 = T_1$	CI tra ransa	nsact ction	ions abor	proceeding r ted by target	ormal	ly						
Bits 1	0-9	DEVS DEVS	EL Tin SEL t	ning iming	(alway g will	/s reads 01) – be medium.	-This	field	indica	tes th	at tl	ne s	slow	rest
		00 = 01 = 10 = 11 =	Fast Medi Slow Rese	ium (. rved	AMD	-640 System	Contro	oller o	nly imp	olemen	its th	is ti	min	g)
Bit 8		Data I PCI H	P arity PAR 1	Error ine to	Detec o chec	ted (RO) —The ck for parity	AMD errors	-640 S durir	ystem (1g a PC	Contro I read.	ller s	amp	les	the
		0 = Nc 1 = Pc	o par: arity (ity er error	ror was o	detected								
Bit 7		Fast B can a	lack-to	b-Back t fast	t capa back	ble (always re to-back trai	a ds 1) - nsactio	–The ons, in	AMD-6	640 Sys g those	stem e fror	Cor n di	ntro ffer	ller ent

agents.

AMD-640 System Controller Data Sheet

- **Bit 6** User-Defined Features (always reads 0)—The AMD-640 System Controller does not support user-defined features.
- Bit 5 66 MHz Capable PCI Bus (always reads 1)—The maximum PCI bus operating speed is 66 MHz.

4–0 Reserved (always reads 0)

7.3.5 Revision ID (Offset 08h)

	Bit 7	6	5	4	3	2	1	Bit 0
			AMD-64	0 System Contro	oller Chip Revisi	ion Code		
Reset					_		_	_

Bits 7-0 AMD-640 System Controller Revision Code (RO)—02h = Revision D (as of March 1997). 03h = Revision E. 04h = Revision F.

7.3.6 **Programming Interface** (Offset 09h)

	Bit 7	6	5	4	3	2	1	Bit 0
				Programmi	ng Interface			
Reset	0	0	0	0	0	0	0	0

Bits 7-0 AMD-640 System Controller Programming Interface (always reads 00h)-This register is defined in different ways for each combination of base and subclass codes. It is undefined for this type of device.

7.3.7 Sub Class Code (Offset 0Ah)

	Bit 7	6	5	4	3	2	1	Bit 0
				Sub Cla	ss Code			
Reset	0	0	0	0	0	0	0	0

Bits 7-0 Sub Class Code (always reads 00h)—The PCI-defined sub class code for a host bridge is 00h.

7.3.8 Base Class Code (Offset 0Bh)



Bits 7-0 Base Class Code (always reads 06h)—The PCI-defined base class code for a bridge device is 06h.

7.3.9 Cache Line Size (Offset 0Ch)

	Bit 7	6	5	4	3	2	1	Bit 0
				Cache L	ine Size			
Reset	0	0	0	0	0	0	0	0

Bits 7-0 Cache Line Size (always reads 0)—The AMD-640 System Controller accepts, but does not implement, the PCI Memory Write and Invalidate (MWI) command, for which the cache lines size is a required component.

7.3.10 Latency Timer (Offset 0Dh)

	Bit 7	6	5	4	3	2	1	Bit O
		Lat	ency Timer Valu	Jes			Reserved	
Reset	0	0	0	0	0	0	0	0

Bits 7-3 Latency Timer Value (RW)—This five-bit binary value specifies the Latency Timer in units of 8 PCI bus clocks.
00000 = 32 x 8 PCI clocks
00001-11111 = (5-bit binary value) x 8 PCI clocks

7.3.11 Header Type (Offset 0Eh)



Bits 7-0 PCI Header Type (RO)—The AMD-640 System Controller PCI Header Type is 00h.

7.3.12 Built-In Self Test (BIST) (Offset OFh)



Bits 7-0 Built-in Self Test Functions (RO)—The AMD-640 System Controller does not support built-in self-test functions, so this read-only register is 00h.

Bits 2–0 Reserved (always reads 0)

7.4 Cache Control Registers

7.4.1

Reset

Cache Control Register 1 (Offset 50h)

	Bit 7	6	5	4	3	2	1	Bit 0
Γ	CAC	HEN	Reserved TAGCON		CON	Reserved	SRN	NTYP
	0	0	1	0	0	0	0	0

Bits 7–6 Cache Enable (RW)

- 00 = Cache disabled (default)
- 01 = Cache initialization—BIOS fills the L2 cache to a known state
- 10 = Cache enabled—normal operation
- 11 = Reserved
- **Bit 5 Reserved (RW)**—This bit must remain at the default value 1.

Bits 4–3 Tag Configuration (RW)

- 00 = 8+0-8 tag bits, no modify bit (default)
- 01 = 7+1-7 tag bits, one modify bit
- 10 = 10+1-10 tag bits, one modify bit
- 11 = 9+1-9 tag bits, one modify bit

Bit 2 Reserved (always reads 0)

Bits 1–0 Cache SRAM Type (RW)

- 00 = No SRAM (default)
- 01 = Reserved
 - 10 = Burst SRAM
 - 11 = Pipeline Burst SRAM

7.4.2 Cache Control Register 2 (Offset 51h)

	Bit 7	6	5	4	3	2	1	Bit 0
	Reserved		BOP	Reserved	SRAMBNK	Reserved	Cache	e Size
Reset	0 0		0	0	0	0	0	0

Bits 7–6 Reserved (always reads 0)

Bit 5 Backoff Processor (RW)—Used when register 52h, bit 2 is set for "L2 fill when CACHE is inactive." This bit should normally be cleared to 0 for best performance, although system-level performance differences are usually negligible.

0 = Defer ready return (i.e., do not assert **BRDY**) until L2 is filled (default) 1 = Backoff processor (assert **BOFF**) until L2 is filled

Bit 4 Reserved (always reads 0)

Bit 3 SRAM Banks (RW)

- 0 = One bank (default). With no NA delay, pipelined read hit timing is 3-1-1-1-1-1-1 (no bank to switch).
- 1 = Two banks. With no NA delay, pipelined read hit timing is 3-1-1-1-2-1-1 1 for bank switch.

Bit 2 Reserved (always reads 0)

Bits 1–0 Total L2 Cache Size

- 00 = 256 Kbytes (default)
- 01 = 512 Kbytes
- 10 = 1 Mbyte
- 11 = 2 Mbytes

7.4.3 Non-Cacheable Control Register (Offset 52h)

	Bit 7	6	5	4	3	2	1	Bit 0
	WPC	WPD	WPE	WPF	Reserved	L2FILL	Reserved	L2WBWT
Reset	0	0	0	0	0	0	1	0

Bit 7 L2 Write-Protect / L2 Cacheability for Addresses C0000h-C7FFFh (RW)

Bit 6

L2 Write-Protect / L2 Cacheability for Addresses D0000h-DFFFFh (RW)

Bit 5

L2 Write-Protect / L2 Cacheability for Addresses E0000h-EFFFFh (RW)

Bit 4 L2 Write-Protect / L2 Cacheability for Addresses F0000h-FFFFFh (RW)

Each of these bits enables its associated L2 cache address range to contain the associated BIOS code, which can improve performance. Setting these bits not only enables BIOS caching but protects the cached BIOS from modification by inadvertent writes. When one of these bits is set, a read access in the associated address range will load data into the cache, and subsequent reads will come from the cache. A write will not affect the L2 cache contents but will be passed to DRAM. (Refer to registers 61h–63h on page 7-28 for DRAM response to writes.)

0 = Address range is neither cacheable nor write-protected (default) 1 = Address range is both cacheable and write-protected.

Bit 3 Reserved (always reads 0)

Bit 2 L2 Fill (RW)—Setting this bit forces the requested data to be filled into the L2 cache (provided that L2 cache is enabled), even if the processor does a read cycle with CACHE deasserted. Although the AMD-640 System Controller ignores the non-cacheable settings in the processor when this bit is set, it still adheres to the non-cacheable settings in its configuration registers.

0 = Normal L2 cache fill (default) 1 = Force L2 cache fill

Note: Setting this bit significantly improves performance.

Bit 1 Reserved (RW)

1 = (default)

Bit 0 L2 Writeback or Writethrough (RW)—This bit determines if the L2 cache operates as writeback or writethrough.

0 = Writeback (default)

1 = Writethrough
7.4.4 System Performance Control Register (Offset 53h)

	Bit 7	6	5	4	3	2	1	Bit 0
	RAW	CRPC	CWPC	DPC	PCIMPC		Reserved	
Reset	0	0	0	0	0	0	0	0

Bit 7 Read-Around-Write (RW)—This feature gives read priority over write. If data is queued in the write buffer, a read request will be serviced before the write is completed.

When read-around-write is disabled, read and write requests are serviced in the order they are received.

0 = Disable (default)

1 = Enable (offset 65h, bit 0 must also be set)

Bit 6 Cache Read Pipeline Cycle (RW)

Bit 5 Cache Write Pipeline Cycle (RW)

Bit 4 DRAM Pipeline cycle (RW)

Each of these bits enables the corresponding pipeline cycles when set. Also, NA is asserted during pipelined cycles, but not otherwise.

0 = Disable (default)

1 = Enable

Bit 3 PCI Initiator Peer Concurrence (RW)

- 0 = Disabled (default). The arbiter will assign the memory to the PCI port.
- 1=Enabled. A PCI initiator can transfer data to a target PCI device without tying up the memory or CPU buses.

Bits 2–0 Reserved (always reads 0)

7.4.5 Non-Cacheable Region #1 (Offset 55h–54h)

	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
	A20	A19	A18	A17	A16	R2	R1	RO	A28	A27	A26	A25	A24	A23	A22	A21
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

7.4.6 Non-Cacheable Region #2 (Offset 57h–56h)

	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
	A20	A19	A18	A17	A16	R2	R1	RO	A28	A27	A26	A25	A24	A23	A22	A21
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits 15-11,7-0 Base Address (RW)—Bits 15-11 and bits 7-0 determine the base address of the non-cacheable region. The default value of these bits is zero, specifying the lowest 64 Kbytes of the address range.

- **Bits 10-8** Address Range R2-R0 (RW)—Bits 10-8 specify the size of the cache area to be non-cacheable, starting from the base address. Note that the non-cacheable region must be "region aligned". For example a 128-Kbyte range must be on aligned on a 128 Kbyte boundary, a 1-Mbyte range on a 1- Mbyte boundary, etc.
 - 000 = Disabled (default)
 - 001 = 64 Kbytes
 - 010 = 128 Kbytes
 - 011 = 256 Kbytes
 - 100 = 512 Kbytes
 - 101 = 1 Mbyte
 - 110 = 2 Mbytes
 - 111 = 4 Mbytes

7.5 DRAM Control Registers

7.5.1 DRAM Configuration Register #1 (Offset 58h)

Bit 7	6	5	4	3	2	1	Bit 0
Memory Add	ress Map Type f	or Banks 0–1	Reserved	Memory Add	ress Map Type	or Banks 2–3	Reserved
0	1	0	0	0	0	0	0

```
Reset
Bits 7-5
```

7-5 Memory Address Map Type for Banks 0 and 1 (RW)

EDO/FP DRAM

000 = 8-bit column address

001 = 9-bit column address

010 = 10-bit column address (default)

011 = 11-bit column address

100 = 12-bit column address

101 to 111 = Reserved

SDRAM

0xx = 16-Mbit SDRAM (default)

1xx = 64-Mbit SDRAM

Bit 4 Reserved (always reads 0)

Bits 3-1 Memory Address Map Type for Banks 2 and 3 (RW)

EDO/FP DRAM

000 = 8-bit column address (default)

001 = 9-bit column address

010 = 10-bit column address

011 = 11-bit column address

100 = 12-bit column address

101 to 111 = Reserved

SDRAM

0xx = 16-Mbit SDRAM (default) 1xx = 64-Mbit SDRAM

Bit 0 Reserved (always reads 0)

Reset

AMD-640 System Controller Data Sheet

7.5.2 DRAM Configuration Register #2 (Offset 59h)

Bit 7	6	5	4	3	2	1	Bit 0	
Memory Add	ress Map Type I	or Banks 4–5	Rese	rved	Last [Last DRAM bank popul		
0	0	0	0	0	0	0	0	

Bits 7-5 Memory Address Map Type for Banks 4 and 5 (RW) EDO/FPM DRAM

000 = 8-bit column address (default) 001 = 9-bit column address

010 = 10-bit column address

011 = 11-bit column address

100 = 12-bit column address

101 to 111 = Reserved

SDRAM

0xx = 16-Mbit SDRAM (default) 1xx = 64-Mbit SDRAM

Table 7-6 on page 7-18 shows how the host address bus lines map to memory address bus lines for several DRAM configurations. Note that MA11 selects the bank for 2-bank SDRAMs and MA13 selects the bank for 4-bank SDRAMs. PC will be zero on page hits and 1 on page misses. PC is also 1 if offset 6C selects the all banks precharge command. This command is normally only used during BIOS initialization.

Bits 4–3 Reserved (always reads 0)

2–0 Last DRAM Bank Populated (RW)

- 000 = Bank 0
- 001 = Bank 1
- 010 = Bank 2
- 011 = Bank 3
- 100 = Bank 4
- 101 = Bank 5 (default)
- 110 to 111 = Reserved
- Note: The cacheable properties of a memory address vary with its bank number, as follows:
 - Bank 0, Bank 1 and Bank 5 are cacheable.
 - Bank 2, Bank 3 and Bank 4 are non-cacheable if tag = 10 + modified bit.
 - Bank 2, Bank 3 and Bank 4 are cacheable if tag is any other configuration than 10 + modify bit.

							ED	0/FP DI	RAM							
Reg 59h Bits 7–5		MA13	MA12	MA11	MA10	MA9	MA8	MA7	MA6	MA5	MA4	MA3	MA2	MA1	MAO	Row:Col
000	Row Column		23	22	21	11	20	19 10	18 9	17 8	16 7	15 6	14 5	13 4	12 3	12:8, 13:8
001	Row Column		24	23	22	21	20 11	19 10	18 9	17 8	16 7	15 6	14 5	13 4	12 3	10:9, 12:9, 13:9
010	Row Column		25	24	23	21 22	20 11	19 10	18 9	17 8	16 7	15 6	14 5	13 4	12 3	11:10, 12:10 13:10
011	Row Column		26	25	23 24	21 22	20 11	19 10	18 9	17 8	16 7	15 6	14 5	13 4	12 3	12:11, 13:11
100	Row Column		27	25 26	23 24	21 22	20 11	19 10	18 9	17 8	16 7	15 6	14 5	13 4	12 3	13:12

Table 7-6. Mapping Host Address Lines to Memory Address Lines

SDRAM

Reg 59h Bits 7–5		MA13	MA12	MA11	MA10	MA9	MA8	MA7	MA6	MA5	MA4	MA3	MA2	MA1	MAO	Row:Col
0xx 16 Mbit	Row Column			11 11	11 PC	22 24	21 23	20 10	19 9	18 8	17 7	16 6	15 5	14 4	13 3	11:10, 11:9, 11:8
1xx 64 Mbit Rev C	Row Column	12 12	13 13	25 11	22 PC	21 26	20 11	19 10	18 9	17 8	16 7	15 6	14 5	24 4	23 3	x4 (14:10) x8 (14:9)
1xx 64 Mbit Rev D	Row Column	25 25	12 12	13 13	22 PC	21 26	20 11	19 10	18 9	17 8	16 7	15 6	14 5	24 4	23 3	x4 (14:10) x8 (14:9)

7-18

7.5.3	DRAM Bank 0 Ending Address	(Offset 5Ah)
	DRAM Bank 1 Ending Address	(Offset 5Bh)
	DRAM Bank 2 Ending Address	(Offset 5Ch)
	DRAM Bank 3 Ending Address	(Offset 5Dh)
	DRAM Bank 4 Ending Address	(Offset 5Eh)
	DRAM Bank 5 Ending Address	(Offset 5Fh)

	Bit 7	6	5	4	3	2	1	Bit 0
	HA29	HA28	HA27	HA26	HA25	HA24	HA23	HA22
Reset	0	0	0	0	0	0	0	1

Bits 7-0 DRAM Bank Ending Address Bits 29-22 (RW)—These registers are used to steer RAS/CAS lines to the correct memory banks. Each of these registers defaults to 01h. Table 7-7 illustrates several examples.

	044-04	Exan	nple 1	Exan	ple 2	Exam	ıple 3
Bank	Unset	Memory Size	Register Values	Memory Size	Register Values	Memory Size	Register Values
Bank 0	5Ah	8 Mbytes	01h	8 Mbytes	01h	16 Mbytes	02h
Bank 1	5Bh	8 Mbytes	02h	16 Mbytes	03h	16 Mbytes	04h
Bank 2	5Ch	8 Mbytes	03h	8 Mbytes	04h	32 Mbytes	08h
Bank 3	5Dh		03h	1	04h		08h
Bank 4	5Eh		03h		04h		08h
Bank 5	5Fh		03h		04h		08h
Notes:	L		· · · · · · · · · · · · · · · · · · ·		·		•

Table 7-7. Ending Address Register Settings

1. The BIOS must fill the ending address register for each bank whether or not the bank is populated. The endings must be in incremental order.

7.5.4 DRAM Type (Offset 60h)

	Bit 7	6	5	4	3	2	1	Bit 0
	Reser	ved	Dram Type F	or Banks 5–4	Dram Type F	or Banks 3–2	Dram Type F	or Banks 1–0
Reset	0	0	0	0	0	0	0	0

- Bits 7–6 Reserved (always reads 0)
- Bits 5-4 DRAM Type for Banks 5-4 (RW)
- Bits 3-2 DRAM Type for Banks 3-2 (RW)
- Bits 1-0 DRAM Type for Banks 1-0 (RW)

00 = Fast Page Mode(FPM) DRAM (default)

01 = Extended Data Out (EDO) DRAM

10 = Reserved

11 = Synchronous DRAM (SDRAM)

21090B/0-March 1997

AMD-640 System Controller Data Sheet

Shadow Control Registers (Offsets 61h-63h)

A memory read/write is considered shadowed when the accessed memory segment(s) in lower memory are intercepted by the AMD-640 System Controller and redirected to data copies in the upper memory area. Each 16-Kbyte segment in the UMA (64-Kbyte segments in addresses E0000h-FFFFFh) can be enabled for shadowing by setting at least one of its corresponding two bits in offsets 61h-63h. Shadowing can be enabled for read only, write only, or both.

7.5.5 Shadow RAM Control Register #1 (Offset 61h)

	Bit 7	6	5	4	3	2	1	Bit 0
	CC000-(CFFFFh	C8000-	CBFFFh	C4000-	C7FFFh	C0000-	-C3FFFh
Reset	0	0	0	0	0	0	0	0

Bits 7-6	Shadow RAM	Control for	Addresses	CC000-CFFFFh	(RW)
----------	------------	--------------------	-----------	--------------	------

Bits 5-4 Shadow RAM Control for Addresses C8000-CBFFFh (RW)

Bits 3–2 Shadow RAM Control for Addresses C4000–C7FFFh (RW)

Bits 1-0 Shadow RAM Control for Addresses C0000-C3FFFh (RW)

7.5.6 Shadow RAM Control Register #2 (Offset 62h)

[Bit 7	6	5	4	3	2	1	Bit O
	DC000-DFFFFh		D8000–DBFFFh		D4000-D7FFFh		D0000-D3FFFh	
Reset	0	0	0	0	0	0	0	0

Bits 7-6 Shadow RAM Control for Addresses DC000-DCFFFFh (RW)

Bits 5-4 Shadow RAM Control for Addresses D8000-DBFFFh (RW)

Bits 3–2 Shadow RAM Control for Addresses D4000–D7FFFh (RW)

Bits 1-0 Shadow RAM Control for Addresses D0000-D3FFFh (RW)

Each pair of bits controls the accessibility of its corresponding address range as follows:

- 00 = Shadowing (read and write) disabled (default)
- 01 = Write enabled
- 10 = Read enabled
- 11 = Read and write enabled

7.5.7 Shadow RAM Control Register #3 (Offset 63h)

[Bit 7	6	5	4	3	2	1	Bit 0
	E0000-	EFFFFh	F0000-	FFFFFh	Memo	ry Hole	SMI Redirect	VGA DRAM
Reset	0	0	0	0	0	0	0	0

Bits 7–6 Shadow RAM Control for Addresses E0000–EFFFFh (RW) Bits 5–4 Shadow RAM Control for Addresses F0000–FFFFFh (RW)

Each pair of bits controls the accessibility of its corresponding address range as follows:

- 00 = Shadowing (read and write) disabled (default)
- 01 = Write enabled
- 10 = Read enabled
- 11 = Read and write enabled

Bits 3–2 Memory Hole (RW)

- 00 = None (default)
- 01 = 512 kbytes 640 kbytes (80000–BFFFFh)
- 10 = 15 Mbytes 16 Mbytes (F0000–FFFFFh)
- 11 = 14 Mbytes 16 Mbytes (E0000–FFFFFh)
- **Bit 1** SMI Redirect (RW)—Setting this bit redirects RAM accesses from graphics memory to other areas of system memory as follows:

30000h-3FFFFh is redirected to B0000h-BFFFFh.

40000h-4FFFFh is redirected to A0000h-AFFFFh.

0 = Disable redirection (default)

1 = Enable redirection.

Bit 0 Access to DRAM Addresses A0000-BFFFFh (RW)—Addresses A0000h-BFFFFh are reserved for use by VGA controllers for system access to the VGA frame buffer. Setting this bit directs accesses in this range to the corresponding memory addresses in system DRAM rather than to the PCI bus for VGA frame buffer access. This feature is used to initialize B0000h-BFFFFh for SMM mode.

0 = Disable read and write to A0000h–BFFFFh (default) 1 = Enable read and write to A0000h–BFFFFh

7.5.8 DRAM Timing (Offset 64h)

Bit 7	6	5	4	3	2	1	Bit 0
RAS Prech	iarge Time	RAS Pul	se Width	CAS Pul	se Width	Write PW	CACASD
1	0	1	0	1	0	1	1

Reset

Bits 7-6 RAS Precharge Time (RW)

- 00 = 2T (50 ns DRAM)
- 01 = 3T (60 ns DRAM)
- 10 = 4T (70 ns DRAM) (default)
- 11 = 6T

Bits 5-4 RAS Pulse Width (RW)

00 = 3T (50 ns DRAM, 60 ns EDO)

01 = 4T (60 ns DRAM)

- 10 = 5T (70 ns DRAM) (default)
- 11 = 6T

Bits 3-2 CAS Pulse Width (RW)

These two bits determine the number of CAS cycles, depending on the kind of DRAM and cycle, as shown in Table 7-8.

Table 7-8. CAS Pulse W	Vidth
------------------------	-------

Bits 3-2	Fast Page Mode Read Cycles	Fast Page Mode Writes and All EDO cycles
00	1T	2T or 4T
01	2T (EDO)	1T (EDO)
10	3T (FPM)	2T (FPM)
11	4T	3T

Bit 1 Write Pulse Width (RW)

0 = 1T

1 = 2T (default)

Bit 0 Column Address to CAS Delay (RW)

0 = 1T

1 = 2T (default)

Note: T = 1 HCLK period.

7.5.9 DRAM Control Register #1 (Offset 65h)

	Bit 7	6	5	4	3	2	1	Bit 0
	Page Mod	e Control	FDDE	EDLCR	DDLD	Rese	erved	DRCD
Reset	0	0	0	0	0	0	0	0

Bits 7–6 Page Mode Control (RW)

- 00 = Page closes after access (default)
- 01 = Reserved
- 10 = Page stays open after access until page time out or page miss
- 11 = Page closes if processor is idle, i.e., there has been no DRAM access for 8 CPU cycles
- **Bit 5** Fast DRAM Decoding Enable (RW)—This bit should be enabled to reduce DRAM leadoff time. The timings in the diagrams presented in Section 5 refer to operations with this bit set.

0 = Disable fast DRAM decoding (default) 1 = Enable fast DRAM decoding

Bit 4 EDO DRAM Leadoff Cycle Reduction (RW)—Set this bit only if system bus is 50 MHz or slower.

0 = Normal EDO DRAM leadoff cycle (default) (Normal leadoff is 6T)

- 1 = Reduce EDO DRAM leadoff cycle by 1T
- **Bit 3** DRAM Data Latch Delay (RW)—Systems that use ECC can set this bit to increase data setup time.

0 = Latch DRAM data normally (default)

1 = Delay DRAM data latch by 1/2 clock

Bits 2–1 Reserved (always reads 0)

Bit 0 DRAM Read Cycle Delay (RW)—This bit must be set if read-around-write is enabled (offset 53h, bit 7).

0 = No delay (default)

1 = Delay DRAM read cycle 1T when write buffer is not empty

7.5.10 DRAM Control Register #2 (Offset 66h)

	Bit 7	6	5	4	3	2	1	Bit 0
	EDOTME		Reserved		TEDOME	MHFC	SRPR	SRCDR
Reset	0	0	0	0	0	0	0	0

Bit 7 EDO Test Mode Enable (RW)—This bit is enabled by the BIOS to detect if the DRAM is FPM or EDO. The controller delays BRDY for 15 µsec after CAS goes High. If the DRAM is FPM, the data on the bus will discharge during this time and read incorrectly. If it is EDO the data will be valid.

0 = Normal mode (default)

1 = EDO test mode

Bits 6–4 Reserved (always reads 0)

Bit 3 Turbo EDO Mode Enable (RW)—This bit is set only if 40ns or 35ns EDO DRAM is used.

0 = Normal EDO mode (default)

 $1 = Turbo mode (reduces \overline{CAS} access time by 1T)$

Bit 2 Memory Data to Host Data FIFO Control (RW)—This bit is set only if a layout problem exists on the processor bus.

0 = 0 wait states for memory data-to-host data pop (default)

1 = 1 wait state for memory data-to-host data pop

- **Bit 1 SDRAM RAS Precharge Reduction (RW)**—This bit is only set for SDRAM. It has no effect if SDRAM is not selected in offset 60h.
 - 0 = Normal RAS precharge (set by bits 6 and 7 in register 64h) (default) 1 = Reduce RAS precharge 1T for SDRAM
- **Bit 0** SDRAM RAS-to-CAS Delay Reduction (RW)—This bit is only set for SDRAM. It has no effect if SDRAM is not selected in offset 60h.

0 = Normal RAS-to-CAS delay (2T) (default)

 $1 = \text{Reduce } \overline{\text{RAS}}$ (Active) to $\overline{\text{CAS}}$ (Command) delay for SDRAM

AMD-640 System Controller Data Sheet

7.5.11 32-Bit DRAM Width Control Register (Offset 67h)

	Bit 7	6	5	4	3	2	1	Bit 0
	RCAD	NA Delay	Bank 5 width	Bank 4 width	Bank 3 width	Bank 2 width	Bank 1 width	Bank 0 width
Reset	0	0	0	0	0	0	0	0

Bit 7 RAS-to-Column Address Delay (RW)

0 = 1T (default) 1 = 2T

Bit 6 NA Delay (RW)

 $0 = No \overline{NA} delay (default).$

1= Delay NA 1T.

The timing for a read hit depends on both the \overline{NA} delay and the number of PBSRAM banks, indicated by offset 51h, bit 3 (page 7-12) as shown in Table 7-9.

Table 7-9. PBSRAM Timing

Offset 67h Bit 6	Offset 51h Bit 3	PBSRAM Read Hit Timing
0	0	3-1-1-1-1-1-1
0	1	3-1-1-1-2-1-1-1
1	0	3-1-1-1-2-1-1-1
1	1	3-1-1-1-3-1-1-1

- Bit 5 Bank 5 Width (RW)
- Bit 4 Bank 4 Width (RW)
- Bit 3 Bank 3 Width (RW)
- Bit 2 Bank 2 Width (RW)
- Bit 1 Bank 1 Width (RW)
- Bit 0 Bank 0 Width (RW)

Setting each of these bits reduces the width of the corresponding DRAM bank, which reduces power consumption but incurs a noticeable performance loss.

0 = 64-bit width (default) 1 = 32-bit width

7.5.12 DRAM Refresh Counter (Offset 6Ah)

	Bit 7	6	5	4	3	2	1	Bit 0
	Refresh Counter							
Reset	0	0	0	0	0	0	0	0

Bits 7-0 Refresh Counter (RW)—This 8-bit binary number represents the number of time units between DRAM refresh cycles. Each time unit equals 16 processor clocks. The default value is zero.

At 66 MHz, 16 clocks = 240 ns. For example, to set the refresh interval to $15.625 \,\mu\text{sec}$, set this register to $(15.625 \,\mu\text{sec}/240 \text{ ns}) = 65 \text{ decimal} = 41 \text{ hex}$.

Note: When this register is set to zero, DRAM refresh is disabled.

7.5.13 DRAM Refresh Control Register (Offset 6Bh)

	Bit 7	6	5	4	3	2	1	Bit O
	CBR Refresh	Burst Refresh			Rese	rved		
et	0	0	0	0	0	0	0	0

Rese Bit 7

CAS-Before-RAS Refresh (RW)

0 = Disabled (default) (RAS- only refresh)

1 = Enabled

Bit 6 Burst Refresh (RW)

0 = Disable burst refresh (1 row refreshed every 15 μsec) (default) 1 = Enable burst refresh (4 rows refreshed every 60 μsec)

Bits 5–0 Reserved (always reads 0)

AMD-640 System Controller Data Sheet

7.5.14 SDRAM Control Register (Offset 6Ch)

	Bit 7	6	5	4	3	2]	Bit 0
	64MBSI	SBW	SBIE	Reserved	SCL		SOMS	
Reset	0	0	0	0	0	0	0	0

Bit 7 64 Mbit SDRAM Interleave (RW)—This bit is relevant only for 64-Mbit SDRAM with bit 5 set.

0 = 2-bank interleave (default)

1 = 4-bank interleave

Bit 6 SDRAM Burst Write (RW)

0 = Disabled (default)

1 = Enabled

Bit 5 SDRAM Bank Interleave Enable (RW)—This feature increases performance by reducing the number of clocks required.

0 = Disabled (default). Timing for a 3-line burst is 8-1-1-1-3-1-1-1-3-1-1-1. 1 = Enabled. Timing for a 3-line burst is 8-1-1-1-1-1-1-1-1-1.

Bit 4 Reserved (always reads 0)

Bit 3 SDRAM CAS Latency (RW)

0 = Cycle latency is 2 (default) 1 = Cycle latency is 3

- Note: It is possible to program CAS latencies of 1, 2, or 3 into any SDRAM bank regardless of the value set by bit 3. Programming a different CAS latency value in memory than the value implemented by this register can result in miscommunication.
- **Bits 2-0** SDRAM Operation Mode Select (RW)—These commands are used in the SDRAM detection algorithm. Refer to the BIOS porting guide.
 - 000 = normal SDRAM mode (default)
 - 001 = NOP command enabled
 - 010 = CPU-to-DRAM cycles are converted to All Banks Precharge commands
 - 011 = CPU-to-DRAM cycles are converted to commands driven on MA11-MA0. The BIOS selects an appropriate host address for each memory row of memory to generate the appropriate commands.
 - $100 = \overline{CAS}$ -Before-RAS cycle enable
 - 101 to 111 = Reserved

21090B/0-March 1997

AMD-640 System Controller Data Sheet

7.5.15 DRAM Drive Strength Control Register (Offset 6Dh)

Bit 7	6	5	4	3	2	1	Bit 0
BDT	MA1-0 Drive	MA/RAS	FORCE SMM	SDRAMCD	MA&WED	CAS Drive	RAS Drive
0	0	0	0	0	0	0	0

Reset

Bit 7 Bank Decoding Test (RW)

- 0 = Normal operation (default)
- 1 = For production test only. DO NOT SET.

Bit 6 MA1-MA0 Drive (RW)

0 = 12 mA (default)1 = 24 mA

Bit 5 MA1-MA0/RAS5-RAS4 (RW)—This pin determines whether pins N17 and M17 function as RAS5-RAS4 or secondary drivers for MA1-MA0 as shown in Table 7-10.

Table 7-10. Functions of Pins N17 and M17

Bit 5	Pin N17 Function	Pin M17 Function	Drive Control
0	RAS5	RAS4	Reg. 6Dh, bit 0
1	MA1	MA0	Reg. 6Dh, bit 6

Bit 4 Force SMM Mode (RW)—When this bit is set the AMD-640 System Controller responds as if the SMIACT pin was asserted.

0 = SMM mode not forced (default)

1 = SMM mode forced.

Bit 3 SDRAM command Drive (SRAS, SCAS, SWE) (RW)

0 = 12 mA (default)1 = 24 mA

Bit 2 MA13–MA2 and WE Drive (RW)

```
0 = 12 mA (default)
```

```
1 = 24 \text{ mA}
```

Bit 1 CAS Drive (RW)

0 = 12 mA (default)1 = 24 mA

I = 24 IIIA

Bit 0 RAS Drive (RW)

0 = 12 mA (default)

1 = 24 mA

AMD-640 System Controller Data Sheet

7.5.16 ECC Control Register (Offset 6Eh)

	Bit 7	6	5	4	3	2	1	Bit 0
	ENMS	Reserved	ESEE	ESEE	ECTPDR	EEE5/4	EE3/2	EEE1/0
Reset	0	0	0	0	0	0	0	0

Bit 7 ECC/Normal Mode Select (RW)

0 = Parity (default) 1 = ECC

Bit 6 Reserved (always reads 0)

Bit 5 Enable SERR on ECC (Multi-bit) Error (RW)

 $0 = \text{Don't assert } \overline{\text{SERR}}$ for ECC errors (default)

1 = Assert **SERR** for ECC errors

Bit 4 Enable SERR on ECC (Single-bit) Error (RW)

0 = Do not assert SERR for ECC errors (default) 1 = Assert SERR for ECC errors

Bit 3 ECC Cycle Timing for CPU DRAM Reads (RW)

0 = Normal CPU DRAM reads (default)

1=Add 1T for CPU DRAM read cycles with ECC. The extra cycle is required if ECC mode is enabled.

Bit 2 ECC Enable – Bank 5/4 (RW)

Bit 1 ECC Enable – Bank 3/2 (RW)

Bit 0 ECC Enable – Bank 1/0 (RW)

0 = Disabled (default) 1 = Enabled

7.5.17 ECC Status Register (Offset 6Fh)

	Bit 7	6	5	4	3	2	1	Bit O
	MBED	Multi	-Bit Error DRAN	1 Bank	SBE	Single	e-Bit Error DRAN	1 Bank
Reset	0	0	0	0	0	0	0	0

Bit 7 Multi-bit Error Detected (RWC)

Write 1 to this bit to clear it.

- **Bits 6-4** Multi-Bit Error DRAM Bank (RWC)—These bits contain the encoded value of the DRAM bank containing the multi-bit error. Write 1's to these bits to clear them.
 - 000 = Bank 1 (default)
 - 001 = Bank 2
 - 010 = Bank 3
 - 011 = Bank 4
 - 100 = Bank 5
 - 101 = Bank 6
- **Bit 3** Single-Bit ECC Error (RWC)—Write 1 to this bit to clear it. Single bit errors are corrected but not written back to memory.
- **Bits 2-0** Single-Bit Error DRAM Bank (RWC)—These bits contain the encoded value of the DRAM bank containing the single-bit error. Write 1's to these bits to clear them.
 - 000 = Bank 1 (default)
 - 001 = Bank 2
 - 010 = Bank 3
 - 011 = Bank 4
 - 100 = Bank 5
 - 101 = Bank 6

Reset

AMD-640 System Controller Data Sheet

7.6 PCI Bus Control Registers

7.6.1 PCI Buffer Control Register (Offset 70h)

[Bit 7	6	5	4	3	2	1	Bit 0
	CPPW	PIDPW	PIDP	Reserved			PRPQWA	NOFLUSH
_	0	0	0	0	0	0	0	0

Bit 7 CPU-to-PCI Post-Write (RWC)

0 = Disabled (default) 1 = Enabled

Bit 6 PCI Initiator-to-DRAM Post-Write (RW)

0 = Disabled (default)

1 = Enabled

Bit 5 PCI Initiator-to-DRAM Prefetch (RW)

0 = Disabled (default) 1 = Enabled

- Bits 4–2 Reserved (always reads 0)
- **Bit 1 PCI Retry for Processor QW (Quadword) Access (RW)**—By default, the controller backs off the processor if the second doubleword of a PCI access is delayed, and starts over with the first dword, potentially resulting in a system deadlock. Clearing bit 1 avoids this hazard by preventing the controller from asserting BOFF during the second dword access. This feature should always be enabled.

0 = Enabled (recommended) 1 = Disabled (default)

- **Bit 0** Disable Flush of CPU-to-PCI Buffer (RW)—By default, the AMD-640 System Controller writes all contents in the PCI write buffer (i.e., flushes the buffer) before granting the bus to another PCI initiator. This feature allows the AMD-640 System Controller to grant the PCI bus to another initiator before the write buffer is emptied. Enabling this feature reduces grant latency.
 - 0 = Flushing CPU-to-PCI buffer has priority (default)

1 = Grant to another PCI initiator has priority

21090B/0-March 1997

AMD-640 System Controller Data Sheet

7.6.2 Processor-to-PCI Flow Control Register #1 (Offset 71h)

	Bit 7	6	5	4	3	2	1	Bit 0
	BURST2	Byte Merge	Reserved	PIOCPW	BURST1	EPFBBW	EQFG	E1WSPC
Reset	0	0	0	0	0	0	0	0

Bits 7 & 3 PCI Burst Control Bits (RW)—These two bits determine how the AMD-640 System Controller processes CPU-to-PCI write transactions, as shown in Table 7-11.

 Table 7-11.
 PCI Burst Control Bits

Bit 7	Bit 3	Operation
0	0	Every write transaction goes to the write buffer. No burst operations occur.
		This is the default setting.
0	1	Burst writes are placed in the write buffer. Burst operations are later performed on the PCI bus.
		Non-burst writes are immediately written to the PCI bus after the write buffers are flushed.
1	X	Every write transaction is placed in the write buffer. Burst operations are performed on burstable transactions. Regular PCI writes are performed on non-burstable transactions.
		This is the setting for normal operation.

Bit 6 Byte Merge (RW)—Setting this bit enables the AMD-640 System Controller to collect bytes and write them as a word or doubleword.

0 = Disabled (default)

1 = Enabled

- Bit 5 Reserved (always reads 0)
- **Bit 4 PCI I/O Cycle Post Write (RW)**—Enabling this feature allows the CPU to proceed after posting a PCI write. This is the preferred setting. If this feature is disabled, the processor is held in a wait state until the PCI write is completed.

0 = Disabled (default)

1 = Enabled

- **Bit 2** Enable PCI Fast Back-to-Back Write (RW)—See Section 5.4.7 on page 5-51 for a discussion of fast back-to-back reads.
 - 0 = Disabled (default)
 - 1 = Enabled (generates NA)

AMD-640 System Controller Data Sheet

Bit 1 Enable Quick Frame Generation (RW)—When this bit is set, FRAME is generated one PCI clock earlier than in standard PCI operation. This is the recommended setting.

0 = Disabled (default) 1 = Enabled (recommended)

Bit 0 Enable 1-Wait-State PCI Cycles (RW)—The AMD-640 System Controller delays assertion of IRDY one clock cycle when this bit is set.

0 = Disabled (default) 1 = Enabled 21090B/0-March 1997

AMD-640 System Controller Data Sheet

7.6.3 Processor-to-PCI Flow Control Register #2 (Offset 72h)

	Bit 7	6	5	4	3	2	1	Bit 0
	Retry Status	RTA	Retry Count and Backoff		CFDCR	PBPRRF	R1TFG	R1 TPRPT
Reset	0	0	0	0	0	0	0	0

Bit 7 Retry Status (RWC)—This bit indicates that a CPU-to-PCI transaction has been retried unsuccessfully either 16 or 64 times (see Bits 5–4). Write a 1 to this bit position to clear the bit.

0 = No retry has occurred (default)

1 = Retry has occurred

Bit 6 Retry Timeout Action (RW)

0 = Retry continuously and record status only (default)

1 = Flush buffer and return FFFFFFFh for read

Bits 5–4 Retry Count and Retry Backoff (RW)

- 00 = Retry two times and backoff processor (default)
- 01 = Retry 16 times and set Retry Status (Bit 7)
- 10 = Retry 4 times and backoff processor
- 11 = Retry 64 times and set Retry Status (Bit 7)
- **Bit 3** Clear Failed Data And Continue Retry (RW)—The post write buffer stores data going from the CPU to the PCI bus. If the target is not ready to accept the data a retry will occur. If the cycle fails to complete after the number of retry attempts specified in bits 5–4, the data will be discarded (popped) if bit 3 is set. This makes room in the post write buffer to accept new data from the processor.
 - 0 = Disable (default)
 - 1 = Flush (pop) the failed data and continue posting when posting retries fail
- **Bit 2 Processor Backoff on PCI Read Retry Failure (RW)**—This feature generates BOFF when a PCI read retry fails, momentarily boosting priority of the PCI.
 - 0 = Disabled (default)
 - 1 = Enabled
- **Bit 1 Reduce 1T for FRAME Generation (RW)**—When this bit is set, FRAME is generated one PCI clock earlier than the setting in register 71h, bit 1. Doing so may cause timing problems and is not recommended.

0 = Disabled (default) (recommended)

1 = Enabled

AMD-640 System Controller Data Sheet

Bit 0 Reduce 1T for Processor Read of PCI Target (RW)—Setting this bit reduces the delay from TRDY to BRDY by one HCLK to speed up system performance.

0 = Disabled (default) 1 = Enabled 21090B/0-March 1997

AMD-640 System Controller Data Sheet

7.6.4	PCI Ta	arget Co	ntrol Re	gister	(Offset 7	73h)						
	Bit 7	6	5	4	3	2	1	Bit 0				
	LMD	PT1WSW	PT1WSR	Reserved	ASAWT	ASART	LOCK	PIBTE				
Reset	0	0	0	0	0	0	0	0				
Bit 7	Local Memory Decoding (RW) —This bit must be set if fast back-to-back cycles are selected in either register 04h-05h or register 71h.											
	0=Fast (address phase) (default) 1=Slow (first data phase)											
Bit 6	PCI Targe	et 1 Wait S	tate Read (RW)								
	0=Zero	wait stat	e TRDY r	esponse	(default)							
	1 = One	wait state	e TRDY re	esponse								
Bit 5	PCI Targe	et 1 Wait S	tate Write	(RW)								
	0=Zero	wait stat	e TRDY r	esponse	(default)							
	1 = 0ne	wait state	e TRDY re	esponse								
Bit 4	Reserved (always reads 0)											
Bit 3	Assert STOP After Write Timeout (RW)—Enabling this feature allows the AMD											
	640 System Controller to signal a retry to the initiator by asserting STOP This is the recommended setting.											
	0 = Disabled (default)											
	1 = Enabled (recommended)											
Bit 2	Assert ST 640 Syst This is t	OP After R tem Contr he recom	ead Timeo roller to s mended s	ut (RW))— ignal a re setting.	Enabling etry to the	this featur initiator	re allows by assert	the AMD- ing STOP.				
	0 = Disa	bled (defa	ault)	1\								
-1	I = Enat	oled (reco	mmended	1)								
BIT 1	Control	er samp	N) —Wher les the T	1 this bi	it is enat	PCI bus	AMD-64 and res	0 System				
	resource per the PCI specification. The controller does not assert LOCK during CPU to PCI specification.											
	auring CPU- to-PCI cycles.											
	1 = Enab	oled	uit <i>j</i>									

Bit 0 PCI Initiator Broken Timer Enable (RW)—Setting this bit forces the AMD-640 System Controller to initiate PCI arbitration in the event that FRAME has not been asserted 16 PCI clocks after the last GNT was issued.

0 = Disabled (default) 1 = Enabled

7.6.5 PCI Initiator Control Register (Offset 74h)

	Bit 7	6	5	4	3	2	1	Bit O
	PECS	PISWM			Rese	rved		
Reset	0	0	0	0	0	0	0	0

Bit 7 PCI Enhanced Command Support (RW)—Setting this bit improves performance by enabling the Memory Read Line (MRL), Memory Read Multiple (MRM), and Memory Write and Invalidated (MWI) PCI commands. MRL and MRM make DRAM access more efficient by enabling burst accesses to the DRAM. MWI prevents unnecessary snoops on the processor bus.

0 = Disabled (default)

1 = Enabled

Bit 6 PCI Initiator Single Write Merge (RW)—Enabling this function reduces PCI bus traffic to improve bus utilization. This is accomplished by collecting bytes or words and forming them into one doubleword. For example, if the processor performs four consecutive byte writes, they will be combined into one 32-bit transfer on the PCI bus.

0 = Disabled (default) 1 = Enabled

Bits 5-0 Reserved (always reads 0)

21090B/0-March 1997

AMD-640 System Controller Data Sheet

7.6.6 PCI Arbitration Control Register #1 (Offset 75h)

	Bit 7	6	5	4	3	2	1	Bit 0	
	ARBPRI	ARBMODE	Rese	Reserved		PCI Initiator Bus Time-Out			
Reset	0	0	0	0	0	0	0	0	

Bit 7 Arbitration Priority (RW)—Bit 7 determines the priority arrangement between the processor and the PCI for PCI bus arbitration as follows:

0 = PCI has priority (default)

1 = Fair arbitration between PCI and processor

Note: If register 76h bit 7is set, the processor has higher priority than the PCI bus, and its operation overrides the priority selected by register 75h bit 7.

Bit 6 Arbitration Mode (RW)

 $0 = \overline{REQ}$ -based (arbitrate at end of \overline{REQ}) (default)

1 = FRAME-based (arbitrate at end of each FRAME) (preferred)

Bits 5-4 Reserved (always reads 0)

Bits 3-0 PCI Initiator Bus Timeout (RW)—Bits 3–0 represent the binary number of idle time periods the AMD-640 System Controller allows on the PCI bus before forcing arbitration. Each time period is equal to 32 PCI clock cycles. The default value of 0000h disables this feature.

AMD-640 System Controller Data Sheet

7.6.7 PCI Arbitration Control Register #2 (Offset 76h)

	Bit 7	6	5	4	3	2	1	Bit O
	IPRE	Reserved	IPRC		reserved			
Reset	0	0	0	0	0	0	0	0

Bit 7 Initiator Priority Rotation Enable (RW)

0 = Disabled (arbitration per register 75h, bit 7) (default) 1 = Enabled (arbitration per bits 5–4 below)

Bit 6 Reserved (always reads 0)

Bits 5–4 Initiator Priority Rotation Control (RW)

- 00 = Disabled (arbitration per register 75h bit 7) (default)
- 01 = Grant to processor after every PCI initiator grant. The processor is guaranteed access to the PCI bus after the current PCI initiator completes, regardless of the number or priority of other requesting PCI initiators.
- 10 = Grant to processor after every two PCI initiator grants. The processor is guaranteed access to the PCI bus after the current PCI initiator and one more PCI initiator complete.
- 11 = Grant to processor after every three PCI initiator grants. The processor is guaranteed access to the PCI bus after the current PCI initiator and two more PCI initiators complete.

Bits 3–0 Reserved (always reads 0)

8 Electrical Data

8.1 Absolute Ratings

Long-term reliability and functional integrity of the AMD-640 System Controller are guaranteed as long as it is not subjected to conditions exceeding the absolute ratings listed in Table 8-1.

Table 8-1. Absolute Ratings

Parameter	Minimum	Maximum	Comments				
V _{DD}	-0.5 V	5.5 V	Core Supply				
V _{DD3}	-0.5 V	3.6	I/O Supply				
V _{PIN} (Processor)	-0.5 V	V _{DD3} +0.5 V or 4.0 V, whichever is lower	Note 1				
V _{PIN} (PCI and DRAM)	-0.5 V	V _{DD +}	Note 2				
T _{CASE} (under bias)	-65°C	+110°C					
T _{STORAGE}	-65°C	+150°C					
Notes:							

 The voltage on any I/O pin on the CPU interface must not be greater than 0.5 V above the voltage being applied to V_{DD3}. In addition, the V_{PIN} voltage must never exceed 4.0 V

2. The voltage on any I/O pin on the PCI or DRMA interface must not be greater than 0.5 V above the voltage being applied to V_{DD3}

8.2 **Operating Ranges**

AMD-640 System Controller Data Sheet

The functional operation of the AMD-640 System Controller is guaranteed if the voltage and temperature parameters are within the limits defined in Table 8-2.

Table 8-2.Operating Ranges

Parameter	Minimum	Typical	Maximum	Comments				
V _{DD}	4.75 V	5.0 V	5.25 V	Core (Note 1)				
V _{DD3}	3.135 V	3.3V	3.6 V	I/O (Note 1)				
T _{CASE}	0°C		70°C					
Notes: 1. V _{DD} and V _{DD3} are referenced from V _{SS} .								

8.3 **DC Characteristics**

Grandinal	Description	Prelin	ninary Data	Commonte
Symbol	Parameter Description	Min	Max	
V _{IL}	Input Low Voltage	-0.50 V	0.8 V	
V _{IH}	Input High Voltage (Processor)	2.0 V	V _{DD3} +0.5 V	Note 1
V _{IH}	Input High Voltage (PCI and DRAM)	2.0 V	V _{DD} +0.5 V	
V _{OL}	Output Low Voltage		0.45 V	I _{OL} = 4.0-mA load
V _{OH}	Output High Voltage	2.4 V		I _{OH} = 1.0-mA load
I _{DD}	5 V Power Supply Current		0.40 A	66 MHz, Note 2
I _{DD3}	3 V Power Supply Current		0.35 A	66 MHz, Note 3
I _{LI}	Input Leakage Current		±10 μA	Note 4
ILO	Output Leakage Current		±20 μA	Note 4
կլ	Input Leakage Current Bias with Pullup		40 μA	Note 5
IIH	Input Leakage Current Bias with Pulldown		-40 μA	Note 6
C _{IN}	Input Capacitance		10 pF	
C _{OUT}	Output Capacitance		15pF	
C _{OUT}	I/O Capacitance		20 pF	
C _{CLK}	CLK Capacitance		10 pF	
C _{TIN}	Test Input Capacitance (TDI, TMS, TRST)		10 pF	
C _{TOUT}	Test Output Capacitance (TDO)		15 pF	
C _{TCK}	TCK Capacitance		10 pF	
Notes:		· · · · · · · · · · · · · · · · · · ·	<u></u>	.

1. V_{DD3} refers to the voltage being applied to V_{DD3} during functional operation.

2. $V_{DD2} = 5.25 V - The maximum power supply current must be taken into account when designing a power supply.$

3. $V_{DD3} = 3.6 V - The maximum power supply current must be taken into account when designing a power supply.$

4. Refers to inputs and I/O without an internal pullup resistor and $0 \le V_{IN} \le V_{DD3}$.

5. Refers to inputs with an internal pullup and $V_{IL} = 0.4V$.

6. Refers to inputs with an internal pulldown and $V_{IH} = 2.4V$.

8.4 **Power Dissipation**

Table 8-4 shows typical and maximum power dissipation of the AMD-640 System Controller during normal and reduced power states. The measurements are taken with HCLK = 66 MHz, V_{DD} = 5.0 V, and V_{DD3} = 3.3 V.

C	Clock Control State	Typical (Note 1)	Maximum (Note 2)	Comments
Norm	al (Thermal Power)	1.8 W	2.5 W	Note 3
Stop (Grant /Halt		0.21 W	Note 4
Stop Clock			0.175 W	Note 5
1. 2. 3.	Typical power is measured of system operation. Maximum power is determin listed clock control states. The maximum power dissipn when designing a solution f sor.	during instruction s ned for the worst-c ated in the normal for thermal dissipat	equences or functi case instruction seq clock control state tion for the AMD-64	ons associated with normal wence or function for the must be taken into account 10 System Controller proces-
4. 5.	The CLK signal and the inte The CLK signal, the internal	rnal PLL are still ru PLL, and all intern	nning but most int al clocking has sto	ernal clocking has stopped. pped.

Table 8-4. Typical and Maximum Power Dissipation

9

Switching Characteristics

The AMD-640 System Controller signal switching characteristics are presented in Tables 9-1 through 9-7. Valid delay, float, setup, and hold timing specifications are listed.

All signal timings are based on the following conditions:

- The target signals are input or output signals that are switching from logical 0 to 1, or from logical 1 to 0.
- Measurements are taken from the time the reference signal (HCLK, PCLK, or RESET) passes through 1.5V to the time the target signal passes through 1.5V.
- All signal slew rates are 1 V/ns, from 0V to 3V (rising) or 3V to 0V (falling).
- Parameters are within those listed in "Operating Ranges" on page 8-2.
- The load capacitance (C_L) on each signal is 0 pF with the exception of maximum timings for clock, processor, DRAM and cache, where the C_L = 50 pf.

9.1 CLK Switching Characteristics

Table 9-1 and Table 9-2 contain the switching characteristics of the HCLK input to the AMD-640 System Controller for 66-MHz and 60-MHz CPU bus operation, respectively. Table 9-3 contains the switching characteristics of the PCLK input for 33-MHz PCI bus operation. These timings are all measured with respect to the voltage levels indicated by Figure 9-1 on page 9-4.

The CLK period stability specifies the variance (jitter) allowed between successive periods of the CLK input measured at 1.5V. This parameter must be considered as one of the elements of clock skew between the AMD-640 System Controller and the system logic.

Symbol		Prelimin	ary Data	r:	C
	Parameter Description	Min	Max	rigure	Comments
	Frequency	33.3 MHz	66.6 MHz		
t ₂	HCLK high time	6.0 ns		9-1	
t3	HCLK low time	6.0 ns		9-1	
t ₄	HCLK fall time	0.15 ns	1.5 ns	9-1	
t ₅	HCLK rise time	0.15 ns	1.5 ns	9-1	
	HCLK period stability		± 250 ps		Note 1
Notes: 1. litter i	freauency power spectrum peaking must (- occur at frequencies	areater than (H(TK frequency)/	'3 or less than 500 KHz.

Table 9-1. HCLK Switching Characteristics for 66-MHz Bus Operation

Symbol	Demonster Description	Prelimin	ary Data	F :	6
	Parameter Description	Min	Max	Figure	Comments
	Frequency	30 MHz	60 MHz		
t ₂	HCLK high time	6.0 ns		9-1	
t ₃	HCLK low time	6.0 ns		9-1	
t ₄	HCLK fall time	0.15 ns	1.5 ns	9-1	
t ₅	HCLK rise time	0.15 ns	1.5 ns	9-1	
	HCLK period stability		± 250 ps		Note 1

Table 9-2. HCLK Switching Characteristics for 60-MHz Bus Operation

PCLK Switching Characteristics for 33-MHz PCI Bus Table 9-3.

	Deres de Deres intige	Prelimi	nary Data	Figure	Comments
Symdol	Parameter Description	Min	Max		
t1	PCLK cycle	30 ns	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		
t ₂	PCLK high time	11.0 ns		9-1	
t ₃	PCLK low time	11.0 ns		9-1	
t ₄	PCLK fall time	1 V/ns	4V/ns	9-1	
t ₅	PCLK rise time	1 V/ns	4V/ns	9-1	
	PCLK period stability		± 250 ps		Note 1
Notes: 1. Jitter	frequency power spectrum peaking must oc	cur at frequencie:	s greater than (H	• CLK frequency)/3	or less than 500 KHz.

21090B/0-March 1997

AMD-640 System Controller Data Sheet



Figure 9-1. CLK Waveform

9.2 Valid Delay, Float, Setup, and Hold Timings

The following valid delay and float timings for output signals during functional operation are relative to the rising edge of the given clock. The maximum valid delay timings are provided to allow a system designer to determine if setup times can be met. Likewise, the minimum valid delay timings are used to analyze hold times.

The setup and hold time requirements for the AMD-640 System Controller input signals presented here must be met by any device that interfaces with it to assure the proper operation of the AMD-640 System Controller.

Figure 9-2 illustrates the relationship between the rising clock edge and setup, hold, and valid data timings.





9.3 Processor Interface Timing

All of the following timings are relative to HCLK.

Pads 0 to 13 are driver types. For system simulation, select the pad from the appropriate IBIS model.

Combal	Deven star Description	Preliminary Data		F i	
Symbol	Parameter Description	Min	Max	Figure	Comments
t _{su}	Setup time for ADS DC HLOCK CACHE SMIACT BE7-BE0 HA31-HA3	5 ns		9-2	
t _{su}	W/R	5.5 ns			
t _{su}	Setup time for M/IO HITM	6		9-2	
t _{su}	Setup time for HD63–HD0	3 ns		9-2	
t _h	Hold time for SMIACT HITM W/R CACHE M/IO BE7-BE0 D/C HA31-HA3	1 ns		9-2	
t _h	ADS hold time	1.5 ns		9-2	
t _h	HLOCK hold time	1.0 ns		9-2	
t _h	HD63-HD0 hold time	2 ns		9-2	
t _{vd}	Valid delay for AHOLD BOFF KEN/INV EADS	1.5 ns	7 ns	9-2	Pad 0 (note 1)
	BRDY, NA valid delay	1.5 ns	8 ns	9-2	Pad 0 (note 1)
	HA31–HA3 valid delay	2 ns	13 ns	9-2	Pad 2 (note 1)
	HD63–HD0 Valid delay	1.5 ns	8.5 ns	9-2	Pad 1 (note 1)
t _{fd}	HA31–HA3 float delay	4 ns	9 ns	9-2	Note 1
Notes: 1 Meas	urements are taken with no load		·		

Table 9-4. Processor Cycle Timing
All of the following timings are relative to PCLK.

AMD-640 System Controller Data Sheet

9.4 PCI Interface Timing

	o	Prelimin	ary Data		
Symbol	Parameter Description	Min	Max	Figure	Comments
	AD31–AD0 setup time	7 ns		9-2	
	PREQ, REQ3-REQ0 setup time	12 ns		9-2	
t _{su}	Setup time for FRAME STOP TRDY DEVSEL IRDY C/BE3-C/BE0 RESET	7 ns		9-2	
	AD31-AD0 hold time	0 ns		9 -2	
t _h	Hold time forFRAMESTOPTRDYDEVSELIRDYC/BE3-C/BE0PREQREQ3-REQ0	0 ns		9-2	
	AD31–AD0 Valid Delay (address phase)	2 ns	11 ns	9-2	Pad 12 (note 1)
	AD31–AD0 valid delay (data phase)	2 ns	11 ns	9-2	Pad 12 (note 1)
t _{vd}	Valid delay for FRAME STOP TRDY DEVSEL IRDY C/BE3-C/BE0 GNT3-GNT0	2 ns	11 ns	9-2	Pad 13 (note 1)
	PGNT valid delay	2 ns	12 ns	9-2	
t _{fd}	Float delay for FRAME STOP TRDY DEVSEL IRDY C/BE3-C/BE0		28 ns	9-2	(note 1)
t _{pw}	RESET pulse width	2 clks		9-2	
t _{lat}	REQ to GNT latency	3 clks		9-2	
Notes:	L				
1. Measu	rements are taken with no load for t _{min} , 50) pF for t _{max.}			

Table 9-5. PCI Interface Timing

Switching Characteristics

All of the following timings are relative to HCLK.

AMD-640 System Controller Data Sheet

DRAM Interface Timing 9.5

able 9-6.	DRAM Interface Timing				
Cumbal	Devenue deve Description	Prelimir	nary Data	E	Commente
Symbol	Parameter Description	Min	Max	Figure	Comments
+	MD63-MD0 setup (SDRAM)	2 ns		9-2	
su	MD63-MD0 setup (EDO/FP)	2 ns		9-2	
+ .	MD63-MD0 hold (SDRAM)	2.5 ns		9-2	
ĥ	MD63-MD0 hold (EDO/FPM)	4 ns		9-2	
	RAS5-RASO valid delay (EDO)	1.5 ns	8 ns	9-2	Pad 5 (note 1)
	RAS5-RASO valid delay (SDRAM)	2 ns	8 ns	9-2	Pad 5 (note 1)
	CAS7-CAS0 valid delay (EDO)	1.5 ns	8 ns	9-2	Pad 7 (note 1)
	DQM7-DQM0 valid delay (SDRAM)	2ns	7 ns	9-2	Pad 11 (note 1)
	SRAS valid delay	2 ns	7 ns	9-2	Pad 5 (note 1)
+ .	SCAS valid delay	2 ns	7 ns	9-2	Pad 5 (note 1)
٩٧d	SWEA–SWEC valid delay	2 ns	7 ns	9-2	Pad 5 (note 1)
	MA13–MA2 valid delay	2 ns	10 ns	9-2	Pad 5 (note 1)
	MA1–MA0 valid delay	2 ns	10 ns	9-2	Pad 5 (note 1)
	MD63–MD0 valid delay (SDRAM)	2 ns	7 ns	9-2	Pad 1 (note 1)
	MD63-MD0 valid delay (EDO/FPM)	2 ns	12 ns	9-2	Pad 1 (note 1)
	MWE valid delay	1.5 ns	12 ns	9-2	Pad 5 (note 1)
t _{ft}	MA11–MA0 Flow-through delay from HA for first read cycle	2 ns	10 ns	9-2	Pad 5 (note 1)
Notes: 1. Measu	irements are taken with no load.				

DDAM L.A. .

9.6 L2 Cache Timing

All	of	the	following	timings	are rel	lative to	HCLK.
-----	----	-----	-----------	---------	---------	-----------	-------

Table 9-7. L2 Cache Timing

Gumbal	Devenuetor Description	Prelimin	ary Data	Firme	Commonte					
Symbol	Parameter Description	Min	Max	Figure	Comments					
t _{su}	TA9–TA0 setup time	6.7 ns		9-2						
t _h	TA9-TA0 hold time	2 ns		9-2						
	TA9–TA0 valid delay	2 ns	9 ns	9-2	Pad 1 (note 1)					
t _{vd}	Valid delay for CET CADS CADV	1.5ns	7 ns	9-2	Pad 0 (note 1)					
	COE, TAGWE valid delay	1.5 ns	10 ns		Pad 0 (note 1)					
	GWE, BWE valid delay	1.5 ns	9 ns		Pad 0 (note 1)					
Notes: 1. Meast	Notes: 1. Measurements are taken with no load.									

10 IBIS Models

All of the AMD-640 System Controller's inputs, outputs, and bidirectional buffers are implemented using a 3.3-V buffer design. In addition, a subset of the controller's I/O buffers includes a second, higher drive strength option. These buffers can be configured to provide the higher drive strength for applications that place a heavier load on these I/O signals.

AMD has developed several I/O buffer models that represent the characteristics of each of the possible drive strength configurations supported by the AMD-640 System Controller.

AMD developed the models to allow system designers to perform analog simulations of AMD-640 System Controller signals that interface with the rest of the system. Analog simulations are used to determine a signal's time of flight from source to destination and to ensure the system's signal quality requirements are met. Signal quality measurements include overshoot, undershoot, slope reversal, and ringing.

10.1 Selectable Drive Strength

The driver types are specified in the AC table. The model also associates the appropriate driver type to its respective pin. Only the memory drivers are programmable by configuration registers. Hence the designer must select the 12-ma or-24 ma driver, depending on the intended use.

10.2 I/O Buffer Model

AMD provides models of the AMD-640 System Controller I/O buffers for system designers to use in board-level simulations. These I/O buffer models conform to the I/O Buffer Information Specification (IBIS), Version 2.1.

Each I/O model contains voltage versus current (V/I) and voltage versus time (V/T) data tables to model the of I/O buffer behavior accurately.

The following list summarizes the properties of each I/O buffer model:

- All data tables contain minimum, typical, and maximum values to allow for worst-case, typical, and best-case simulations, respectively.
- The pullup, pulldown, power clamp, and ground clamp device V/I tables contain sufficient data points for accurate representation of the nonlinear nature of the V/I curves. In addition, the voltage ranges provided in these tables extend beyond the normal operating range of the AMD-640 System Controller to accommodate simulators that can yield more accurate results based on this wider range.
- Rising and falling ramp rates are specified.
- The min/typ/max V_{DD3} operating range is specified as 3.135 V, 3.3 V, and 3.465 V, respectively.
- $V_{il} = 0.8 V$, $V_{ih} = 2.0 V$, and $V_{meas} = 1.5 V$.
- The R/L/C of the package is modeled.
- The capacitance of the silicon die is modeled.
- The model assumes 0 capacitance, resistance, inductance, and voltage in the test load.

10.3 I/O Model Application Note

The AMD-640 System Controller I/O Buffer IBIS Models and their applications can be found in the AMD-640 System Controller I/O Model (IBIS) Application Note, order# (tbd).

The Model is available at http://www.amd.com

10.4 I/O Buffer AC and DC Characteristics

Refer to Section 9 for the AMD-640 System Controller AC timing specifications.

Refer to Section 8 for the AMD-640 System Controller DC specifications.

10.5 References

Ease System Simulation With IBIS Device Models by Syed Huq, *Electronics Design*, December 2, 1996

IBIS 2.1 Specification at http://vhdl.org/

IBIS Forum I/O Buffer Modeling Cook Book

AMD-640 System Controller Data Sheet

21090B/0-March 1997

11 Pin Designations

The following tables list the AMD-640 System Controller pin names and their corresponding pin numbers. Table 11-1 groups the pins by function. Table 11-2 presents the pins as they appear on the 328-pin ball grid array.

Table 11-1. Functional Grouping

Host Add	ress	Host Da	nta	Host Control		PCI Add	r/Data	PCI Con	trol	Cache Interface		
Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name.	Pin No.	Pin Name	Pin No.	
HA3 HA4 HA5 HA6 HA7 HA8 HA9 HA10 HA11 HA12 HA13 HA14 HA15 HA16 HA17 HA18 HA19 HA20 HA21 HA22 HA23 HA24 HA25 HA26 HA27 HA28 HA29 HA30 HA31	V-111 Y-111 U-8 Y-72 Y-7 V-7 V-7 V-7 V-7 V-7 V-7 V-7 V-7 V-7 V	HD0 HD1 HD2 HD3 HD4 HD5 HD5 HD6 HD7 HD8 HD9 HD10 HD11 HD13 HD14 HD13 HD14 HD13 HD14 HD13 HD14 HD13 HD14 HD15 HD16 HD17 HD18 HD19 HD20 HD21 HD22 HD23 HD24 HD23 HD24 HD23 HD24 HD25 HD26 HD25 HD26 HD27 HD28 HD28 HD29 HD30 HD31 HD33 HD34 HD33 HD34 HD33 HD34 HD33 HD34 HD33 HD34 HD35 HD36 HD37 HD38 HD39 HD33 HD34 HD34 HD34 HD35 HD36 HD37 HD38 HD38 HD38 HD39 HD33 HD34 HD34 HD34 HD35 HD36 HD35 HD36 HD37 HD38 HD38 HD38 HD38 HD38 HD38 HD38 HD38	Y-1-3-2-4 V-1 V-V-V-V-V-V-V-V-V-V-V-V-V-V-V-V-V-V	ADS AHOLD BE0 BE1 BE2 BE3 BE4 BE5 BE6 BE7 BOFF BRDY CACHE D/C EADS HITM HCLK HCOCK REN/INV M/C NA RESET SMIACT W/R	T-5 L-5 K-2 K-3 L-4 L-1 L-2 L-4 M-1 P-5 M-5 J-5 T-7 R-5 T-8 K-5 K-5 K-5 K-5 K-5 K-5 T-10 T-9	AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15 AD16 AD17 AD18 AD19 AD20 AD21 AD23 AD21 AD23 AD24 AD23 AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31	A-15 A-14 B-13 C-12 C-11 C-10 B-12 A-11 C-10 B-10 A-11 C-10 B-9 A-9 C-7 B-7 B-7 B-7 B-7 B-7 C-6 B-9 A-9 C-7 B-7 B-7 B-7 B-7 B-7 B-7 B-7 B-7 B-7 B	C/BEO C/BET C/BE3 DEVSEL FRAME GNT0 GNT1 GNT3 IRDY LOCK PAC PAC PAC PAC PAC PAC PAC PAC PAC PAC	B-11 A-5 A-8 B-8 E-9 E-6 D-10 D-12 D-14 E-7 E-5 E-12 E-10 D-5 D-4 D-7 D-9 D-11 D-13 E-11 E-8	BWE CADS CADV CET COE GWE TAGWE TA9 TA8 TA7 TA6 TA5 TA4 TA3 TA5 TA4 TA3 TA2 TA1 TA0	Y17 W15 V15 V16 V16 Y19 W19 W19 W19 W18 W18 T14 V17 U17 U17 U16 P16	

21090B/0-March 1997

DRAM	Address	DRAM D	ata	DRAM C	Control	Power		Power		Ground	
Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.
MAO MA1 MA2 MA3 MA4 MA5 MA6 MA7 MA8 MA7 MA10 MA11 MA12 MA13	V-12 T-12 V-13 U-13 T-13 W-14 U-14 V-14 V-14 V-14 F-7 N-16	MD0 MD1 MD2 MD3 MD4 MD5 MD6 MD7 MD8 MD9 MD10 MD1 MD12 MD13 MD14 MD14 MD15 MD14 MD15 MD14 MD15 MD14 MD15 MD14 MD17 MD14 MD15 MD20 MD21 MD20 MD23 MD24 MD23 MD24 MD25 MD26 MD27 MD28 MD27 MD28 MD29 MD30 MD31 MD33 MD35 MD35 MD35 MD40 MD41 MD44 MD45 MD44 MD45 MD44 MD45 MD44 MD45 MD44 MD45 MD46 MD55 MD56 MD57 MD56 MD56 MD56 MD56 MD56 MD56 MD56 MD56	$ \begin{array}{l} W-20\\ T-17\\ R-20\\ P-19\\ R-20\\ P-19\\ R-20\\ F-18\\ L-20\\ K-18\\ B-16\\ B-16$	CAS7 CAS5 CAS5 CAS5 CAS5 CAS5 CAS7 CAS7 CAS7 CAS7 CAS7 CAS7 CAS7 CAS7 CAS7 RAS4 RAS3 RAS5 RAS5 SCAS6 SCAS5 SRAS5 SRAS5 SRAS5 SWEA SWEA SWEA MPD1 MPD0 MPD1 MPD0	L16 G16 H16 L17 K17 J17 K17 J17 K17 G17 K17 G17 W12 P6 Y20 W17 H6 G15 T11 G18 H20 G20 H18 F20 K17 H19 H19	VDD	E14 G6	VDD3	F5 F6 F14 F15 P15 R6 R7 R15 R16	Ground	E15 J9 J10 J11 K9 K10 L11 L12 L9 L10 L11 L12 M9 M10 M11 M12 T6 T16

Table 11-1. Functional Grouping (continued)

Table 11-2. A	AMD-640 System	Controller Pin	Diagram (To	p View)
---------------	----------------	-----------------------	-------------	---------

				•					•	•	,						_			
Key	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
A	HD63	AD31	AD29	AD27	CBE3	AD21	AD18	CBE2	AD14	AD11	AD8	AD6	AD3	AD1	AD0	MD62	MD29	MD60	MD27	MD43
B	HD62	AD30	AD28	AD26	AD23	AD20	AD17	CBET	AD13	AD10	CBEO	AD5	AD2	MD31	MD14	MD13	MD61	MD12	MD59	MD58
C	HD59	HD60	HD61	AD25	AD22	AD19	AD16	AD15	AD12	AD9	AD7	AD4	MD15	MD47	MD63	MD45	MD28	MD11	MD10	MD42
D	HD55	HD58	HD57	PREQ	PGNT	AD24	REQO	GNTO	REQT	GNTI	REQ2	GNT2	REQ3	GNT3	MD46	MD30	MD44	MD26	MD57	MD9
E	HD52	HD54	HD56	HD53	LOCK	FRAME	irdy	TRDY	DEVSEL	PCLK	STOP	PAR	SERR	VDD5	GND	RAS3	MD25	MD41	MD24	MD56
F	HD48	HD47	HD51	HD50	VDD3	VDD3	MA12							VDD3	VDD3	RAS2	RAST	MD8	MD40	MPD3
G	HD45	HD41	HD49	HD43	HLOCK	VDD5									SWEB	CAS6	RASO	MPD7	MPD1	MPD5
H	HD39	HD40	HD46	HD44	M/10	SRASC										CAS4	CAS2	MPD4	MPDO	MPD6
J	HD37	HD36	HD42	HD38	CACHE				GND	GND	GND	GND				CAS5	CASO	MPD2	MD55	MD23
K	HD34	BEO	BET	BE2	KEN				GND	GND	GND	GND				HCLK	CAST	MD39	MD7	MD54
L	BE3	BE4	BE5	BEG	AHOLD				GND	GND	GND	GND				CAS7	CAS3	MD22	MD38	MD6
Μ	BE7	HD33	HD32	HD35	BRDY				GND	GND	GND	GND				SWEA	RAS4	MD53	MD21	MD37
N	HD27	HD30	HD29	HD31	NA											MA13	RAS5	MD5	MD52	MD20
P	HD23	HD26	HD25	HD28	BOFF	SCASC/ MWE									VDD3	TA0	MD19	MD36	MD4	MD51
R	HD7	HD21	HD19	HD24	EADS	VDD3	VDD3								VDD3	VDD3	MD35	MD18	MD50	MD3
T	HD12	HD22	HD17	HD20	ADS	GND	D/C	нітм	W/R	SMIACT	SWEC	MA1	MA6	TA4	RESET	GND	MD1	MD49	MD2	MD34
U	HD8	HD18	HD14	HD16	HA20	HA16	HA12	HA5	HA23	HA22	HA29	SCASB	MA5	MA8	COE	TA1	TA2	MD16	NMD33	MD17
V	HD6	HD15	HD10	HD13	HA19	HA14	HA9	HA8	HA21	HA26	HA3	MAO	MA4	MATT	CADV	TAGWE	TA3	TA5	MD32	MD48
W	HD4	HD5	HD9	HD11	HA18	HA15	HA11	HA31	HA25	HA24	HA30	SCASA	MA3	MA7	CADS	CET	SRASB	TA6	TA8	MDO
Y	HD0	HD2	HD1	HD3	HA17	HA13	HA10	HA7	HA27	HA28	HA4	HA6	MA2	MA10	MA9	GWE	BWE	TA7	TA9	SRASA

21090B/0-March 1997

11-4

12 Package Specifications

The AMD-640 System Controller comes in a 328-pin plastic ball grid array (PBGA). The dimensions and thermal specification are shown below.

 $\theta_{IA} \leq 25 \text{ °C/W}$

 θ_{IC} = Not available. Replaced by Ψ_{I-T} also not available.

Compleal	Millin	neters	Inc	Notos	
Зутроі	Min	Max	Min	Max	Notes
A	26.80	27.20	1.055	1.071	
В	24.03	24.23	0.946	0.954	
C	24	24	0.945	0.945	REF
D	24	24	0.945	0.945	REF
E	2.20	2.46	0.087	0.097	
F	1.17	1.17	0.046	0.046	REF
G	0.56	0.56	0.022	0.022	REF
Н	0.50	0.70	0.020	0.028	
М	1.27	1.27	0.050	0.050	NOM

Table 12-1. 328-Pin BGA Package Preliminary Specification

Preliminary Information

21090B/0-March 1997

AMD-640 System Controller Data Sheet



Figure 12-1. 328-Pin BGA Package Preliminary Specification

Sales Offices

North American

	(20E)	020 0102
	(205)	030-9192
	. (602)	242-4400
CALIFORNIA,	(040)	
Calabasas	(818)	878-9988
Irvine	.(/14)	450-7500
Sacramento (Roseville)	(916)	786-6700
San Diego	. (619)	560-7030
San Jose	. (408)	922-0300
CANADA, Ontario,		
Kanata	. (613)	592-0060
Woodbridge	. (905)	856-3377
COLORADO	. (303)	741-2900
CONNECTICUT	. (203)	264-7800
FLORIDA,		
Clearwater	. (813)	530-9971
Ft. Lauderdale	(954)	938-9550
Orlando (Longwood)	(407)	862-9292
GEOBGIA	(770)	449-7920
	(208)	377-0393
ILLINOIS Chicago (Itasca)	(708)	773-4422
	(606)	224-1353
	(410)	201 2700
	(410)	301-3790
	(017)	273-3970
	.(612)	938-0001
NEW JERSEY,	(000)	
Cherry Hill	(609)	662-2900
Parsippany	.(201)	299-0002
NEW YORK,		
Brewster	. (914)	279-8323
Rochester	. (716)	425-8050
NORTH CAROLINA,		
Charlotte	. (704)	875-3091
Raleigh	. (919)	878-8111
OHIO,		
Columbus (Westerville)	(614)	891-6455
Davton	. (513)	439-0268
OREGON	. (503)	245-0080
PENNSYLVANIA	(610)	398-8006
TEXAS		
Austin	(512)	346-7830
Dallas	(214)	934-9099
Houston	(713)	376-8084
	. (713)	010-0004

International

AUSTRALIA, N Sydney	TEL
BELGIUM, Antwerpen	TEL (03) 248-4300 FAX (03) 248 4642
CHINA,	FAX (03) 248-4642
Beijing	TEL
Chanabai	FAX
Shanghai	TEL (8621) 6267-8857
	FAX (8621) 6267-8883
FINLAND, Helsinki	TEL (358) 9 881 3117
	FAX (358) 9 804 1110
FRANCE, Paris	TEL (1) 49-75-1010
	FAX (1) 49-75-1013
GERMANY,	
Bad Homburg	TEI (06172) 02670
	TEE
	FAX
München	FAX
München	FAX (06172) 23195 TEL (089) 450530 FAX (089) 406490
München	FAX (06172) 92010 TEL (08172) 23195 TEL (089) 450530 FAX (089) 406490 TEL (852) 2956-0388 FAX (652) 2656-0588
München HONG KONG, Kowloon	FAX (06172) 23195 TEL (089) 450530 FAX (089) 406490 TEL (852) 2956-0388 FAX (852) 2956-0388 FAX (852) 2956-0388 FEI (281981)
München HONG KONG, Kowloon ITALY, Milano	FAX (06172) 23195 FAX (089) 450530 FAX (089) 450530 FAX (089) 406490 TEL (852) 2956-0388 FAX (852) 2956-0388 TEL (02) 381961 FAX (02) 381961
München HONG KONG, Kowloon ITALY, Milano	FAX (06172) 23195 FAX (083) 450530 FAX (089) 450530 FAX (083) 406490 TEL (852) 2956-0388 FAX (852) 2956-0388 TEL (02) 381961 FAX (02) 3810-3458
München HONG KONG, Kowloon ITALY, Milano JAPAN, Osaka	FAX (06172) 23195 TEL (089) 450530 FAX (089) 450530 FAX (089) 406490 TEL (852) 2956-0388 FAX (852) 2956-0588 TEL (02) 381961 FAX (02) 3810-3458 TEL (06) 243-3250
München HONG KONG, Kowloon ITALY, Milano JAPAN, Osaka	FAX (06172) 23195 TEL (089) 450530 FAX (089) 406490 TEL (852) 2956-0388 FAX (852) 2956-0388 FAX (852) 2956-0388 TEL (02) 381961 FAX (02) 3810-3458 TEL (02) 243-3250 FAX (06) 243-3253
München HONG KONG, Kowloon ITALY, Milano JAPAN, Osaka Tokyo	FAX (06172) 23195 FAX (083) 450530 FAX (089) 406490 FAX (089) 406490 TEL (852) 2956-0388 FAX (852) 2956-0388 FAX (02) 381961 FAX (02) 381061 FAX (02) 381061 FAX (02) 3810-3458 TEL (06) 243-3250 FAX (06) 243-3253 TEL (06) 243-3253 TEL (03) 3346-7600

KOREA, Seoul	TEL	(82) 2784-0030
	FAX	(82) 2784-8014
SINGAPORE, Singapore	TEL	(65) 337-7033
	FAX	(65) 338-1611
SCOTLAND, Stirling	TEL	(44) 7186-450024
	FAX	(44) 1786-446188
SWITZERLAND, Geneva	TEL	(41) 22-788-0251
	FAX	(41) 22-788-0617
SWEDEN,		
Stockholm area	TEL	(08) 629-2850
(Bromma)	FAX	(08) 98-0906
TAIWAN, Taipei	TEL	(886) 2715-3536
	FAX	(886) 2712-2182
UNITED KINGDOM,		
London area	TEL	(01483) 74-0440
(Woking)	FAX	(01483) 75-6196
Manchester area	TEL	(01925) 83-0380
(Warrington)	FAX	(01925) 83-0204

North American Representatives

ARIZONA,			
Scottsdale – THORSON DESERT STATES (6	02)	998-2	2444
CALIFORNIA,			
Chula Vista – SONIKA ELECTRONICA	19)	498-8	3340
CANADA,			
Burnaby, B.C. – DAVETEK MARKETING	04)	430-3	680
Dorval, Quebec - POLAR COMPONENTS	14)	683-3	3141
Kanata Ontario – POLAB COMPONENTS (6	13)	592-8	8807
Woodbridge Optario - POLAB COMPONENTS (4	16)	410-3	377
	10)	410-0	
Chakia INDUSTRIAL REPS INC (9	47)	067 0	420
SKOKIE - INDUSTRIAL REFS, INC	47)	907-0	9430
INDIANA,			
Kokomo – SCHILLINGER ASSOC	17)	457-7	241
IOWA,			
Cedar Rapids – LORENZ SALES	19)	377-4	666
KANSAS,			
Merriam – LORENZ SALES	13)	469-1	312
Wichita – LOBENZ SALES (3	16)	721-0	500
MEXICO	,		
Guadalaiara SONIKA ELECTRONICA (5	221	647.4	1250
Mavias City CONIKA ELECTRONICA	231	7540	400
Mexico City - SUNIKA ELECTRUNICA	25)	/54-0	480
Monterrey – SONIKA ELECTRONICA	28)	358-9	280
MICHIGAN,			
Brighton – COM-TEK SALES, INC	10)	227-0	007
Holland – COM-TEK SALES, INC	16)	335-8	8418
MINNESOTA.			
Edina - MEL FOSTER TECH, SALES, INC	12)	941-9	790
MISSOURI	,		
St Louis - LOBENZ SALES (3	14)	997.4	1558
	,	007 4	0000
Lincoln LOBENZ CALES	001	175 1	
LINCOIN - LUREINZ SALES	02)	4/3-4	1000
NEW YORK,			
Plainview – COMPONENT CONSULTANTS (5	16)	273-5	6050
East Syracuse – NYCOM (3	15)	437-8	343
Fairport – NYCOM (7	16)	425-5	5120
OHIO,			
Centerville – DOLFUSS ROOT & CO	13)	433-6	5776
Powell - DOI FUSS BOOT & CO (6	14	781-0	725
Middleburg Hts - DOI FUSS BOOT & CO (2	16)	816-1	660
	10)	010-1	000
	(1)	- 40 0	
Caguas - COMP REP ASSOC, INC	87)	746-6	550
UTAH,			
Murray – FRONT RANGE MARKETING	.01)	288-2	2500
WASHINGTON,			
Kirkland – ELECTRA TECHNICAL SALES	.06)	821-7	442
WISCONSIN,			
Pewaukee – Industrial Representatives, Inc	14)	574-9	393
	,		

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.



©1997 Advanced Micro Devices, Inc. 01/97



One AMD Place P.O. Box 3453 Sunnyvale, California 94088-3453 408-732-2400 Toll Free 800-538-8450 TWX 910-339-9280 TELEX 34-6306

TECHNICAL SUPPORT & LITERATURE ORDERING

USA 800-222-9323 USA PC CPU Technical Support 408-749-3060

> JAPAN 03-3346-7550 Fax 03-3346-9628 FAR EAST Fax 852-2956-0599

EUROPE & UK 44-(0)-1276-803299 Fax 44-(0)-1276-803298 BBS 44-(0)-1276-803211 FRANCE 0590-8621 GERMANY 089-450-53199 ITALY 1678-77224

ARGENTINA 001-800-200-1111, after tone 888-263-8500 BRAZIL 000-811-718-5573 CHILE 800-570-048 MEXICO 95-800-263-4758

PC CPU Technical Support E-mail: hwsupt@brahms.amd.com Europe Technical Support E-mail: euro.tech@amd.com Europe Literature Request E-mail: euro.lit@amd.com http://www.amd.com



Printed in USA Con-5.4M-3/97-0 21090B